tlb.cc (10474:799c8ee4ecba) | tlb.cc (10508:aa46a8ae3487) |
---|---|
1/* 2 * Copyright (c) 2010-2013 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 1075 unchanged lines hidden (view full) --- 1084 req->setFlags(Request::UNCACHEABLE); 1085 } 1086 1087 if (!bootUncacheability && 1088 ((ArmSystem*)tc->getSystemPtr())->adderBootUncacheable(vaddr)) { 1089 req->setFlags(Request::UNCACHEABLE); 1090 } 1091 | 1/* 2 * Copyright (c) 2010-2013 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 1075 unchanged lines hidden (view full) --- 1084 req->setFlags(Request::UNCACHEABLE); 1085 } 1086 1087 if (!bootUncacheability && 1088 ((ArmSystem*)tc->getSystemPtr())->adderBootUncacheable(vaddr)) { 1089 req->setFlags(Request::UNCACHEABLE); 1090 } 1091 |
1092 req->setPaddr(te->pAddr(vaddr)); | 1092 Addr pa = te->pAddr(vaddr); 1093 req->setPaddr(pa); 1094 1095 if (!bootUncacheability && 1096 ((ArmSystem*)tc->getSystemPtr())->adderBootUncacheable(pa)) { 1097 req->setFlags(Request::UNCACHEABLE); 1098 } 1099 |
1093 if (isSecure && !te->ns) { 1094 req->setFlags(Request::SECURE); 1095 } 1096 if ((!is_fetch) && (vaddr & mask(flags & AlignmentMask)) && 1097 (te->mtype != TlbEntry::MemoryType::Normal)) { 1098 // Unaligned accesses to Device memory should always cause an 1099 // abort regardless of sctlr.a 1100 alignFaults++; --- 346 unchanged lines hidden --- | 1100 if (isSecure && !te->ns) { 1101 req->setFlags(Request::SECURE); 1102 } 1103 if ((!is_fetch) && (vaddr & mask(flags & AlignmentMask)) && 1104 (te->mtype != TlbEntry::MemoryType::Normal)) { 1105 // Unaligned accesses to Device memory should always cause an 1106 // abort regardless of sctlr.a 1107 alignFaults++; --- 346 unchanged lines hidden --- |