1/*
2 * Copyright (c) 2010 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated

--- 45 unchanged lines hidden (view full) ---

56
57using namespace std;
58using namespace ArmISA;
59
60ArmLiveProcess::ArmLiveProcess(LiveProcessParams *params, ObjectFile *objFile,
61 ObjectFile::Arch _arch)
62 : LiveProcess(params, objFile), arch(_arch)
63{
64 stack_base = 0xbf000000L;
65
66 // Set pointer for next thread stack. Reserve 8M for main stack.
67 next_thread_stack_base = stack_base - (8 * 1024 * 1024);
68
69 // Set up break point (Top of Heap)
70 brk_point = objFile->dataBase() + objFile->dataSize() + objFile->bssSize();
71 brk_point = roundUp(brk_point, VMPageSize);
72
73 // Set up region for mmaps. For now, start at bottom of kuseg space.
74 mmap_start = mmap_end = 0x40000000L;
75}
76
77void
78ArmLiveProcess::initState()
79{
80 LiveProcess::initState();
81 argsInit(MachineBytes, VMPageSize);
82 for (int i = 0; i < contextIds.size(); i++) {
83 ThreadContext * tc = system->getThreadContext(contextIds[i]);
84 CPACR cpacr = tc->readMiscReg(MISCREG_CPACR);
85 // Enable the floating point coprocessors.
86 cpacr.cp10 = 0x3;
87 cpacr.cp11 = 0x3;
88 tc->setMiscReg(MISCREG_CPACR, cpacr);
89 // Generically enable floating point support.
90 FPEXC fpexc = tc->readMiscReg(MISCREG_FPEXC);
91 fpexc.en = 1;
92 tc->setMiscReg(MISCREG_FPEXC, fpexc);
93 }
94}
95
96void
97ArmLiveProcess::argsInit(int intSize, int pageSize)
98{
99 typedef AuxVector<uint32_t> auxv_t;
100 std::vector<auxv_t> auxv;
101
102 string filename;
103 if (argv.size() < 1)
104 filename = "";
105 else
106 filename = argv[0];
107

--- 20 unchanged lines hidden (view full) ---

128 Arm_Vfpv3 = 1 << 13,
129 Arm_Vfpv3d16 = 1 << 14
130 };
131
132 //Setup the auxilliary vectors. These will already have endian conversion.
133 //Auxilliary vectors are loaded only for elf formatted executables.
134 ElfObject * elfObject = dynamic_cast<ElfObject *>(objFile);
135 if (elfObject) {
136 uint32_t features =
137 Arm_Swp |
138 Arm_Half |
139 Arm_Thumb |
140// Arm_26Bit |
141 Arm_FastMult |
142// Arm_Fpa |
143 Arm_Vfp |
144 Arm_Edsp |

--- 103 unchanged lines hidden (view full) ---

248 stack_min = stack_base - space_needed;
249 stack_min = roundDown(stack_min, align);
250 stack_size = stack_base - stack_min;
251
252 // map memory
253 allocateMem(roundDown(stack_min, pageSize), roundUp(stack_size, pageSize));
254
255 // map out initial stack contents
256 uint32_t sentry_base = stack_base - sentry_size;
257 uint32_t aux_data_base = sentry_base - aux_data_size;
258 uint32_t env_data_base = aux_data_base - env_data_size;
259 uint32_t arg_data_base = env_data_base - arg_data_size;
260 uint32_t platform_base = arg_data_base - platform_size;
261 uint32_t aux_random_base = platform_base - aux_random_size;
262 uint32_t auxv_array_base = aux_random_base - aux_array_size - aux_padding;
263 uint32_t envp_array_base = auxv_array_base - envp_array_size;
264 uint32_t argv_array_base = envp_array_base - argv_array_size;
265 uint32_t argc_base = argv_array_base - argc_size;
266
267 DPRINTF(Stack, "The addresses of items on the initial stack:\n");
268 DPRINTF(Stack, "0x%x - aux data\n", aux_data_base);
269 DPRINTF(Stack, "0x%x - env data\n", env_data_base);
270 DPRINTF(Stack, "0x%x - arg data\n", arg_data_base);
271 DPRINTF(Stack, "0x%x - random data\n", aux_random_base);
272 DPRINTF(Stack, "0x%x - platform base\n", platform_base);
273 DPRINTF(Stack, "0x%x - auxv array\n", auxv_array_base);
274 DPRINTF(Stack, "0x%x - envp array\n", envp_array_base);
275 DPRINTF(Stack, "0x%x - argv array\n", argv_array_base);
276 DPRINTF(Stack, "0x%x - argc \n", argc_base);
277 DPRINTF(Stack, "0x%x - stack min\n", stack_min);
278
279 // write contents to stack
280
281 // figure out argc
282 uint32_t argc = argv.size();
283 uint32_t guestArgc = ArmISA::htog(argc);
284
285 //Write out the sentry void *
286 uint32_t sentry_NULL = 0;
287 initVirtMem.writeBlob(sentry_base,
288 (uint8_t*)&sentry_NULL, sentry_size);
289
290 //Fix up the aux vectors which point to other data
291 for (int i = auxv.size() - 1; i >= 0; i--) {
292 if (auxv[i].a_type == M5_AT_PLATFORM) {
293 auxv[i].a_val = platform_base;
294 initVirtMem.writeString(platform_base, platform.c_str());
295 } else if (auxv[i].a_type == M5_AT_EXECFN) {
296 auxv[i].a_val = aux_data_base;
297 initVirtMem.writeString(aux_data_base, filename.c_str());
298 } else if (auxv[i].a_type == M5_AT_RANDOM) {
299 auxv[i].a_val = aux_random_base;
300 // Just leave the value 0, we don't want randomness
301 }
302 }
303
304 //Copy the aux stuff
305 for(int x = 0; x < auxv.size(); x++)
306 {
307 initVirtMem.writeBlob(auxv_array_base + x * 2 * intSize,
308 (uint8_t*)&(auxv[x].a_type), intSize);
309 initVirtMem.writeBlob(auxv_array_base + (x * 2 + 1) * intSize,
310 (uint8_t*)&(auxv[x].a_val), intSize);
311 }
312 //Write out the terminating zeroed auxilliary vector
313 const uint64_t zero = 0;
314 initVirtMem.writeBlob(auxv_array_base + 2 * intSize * auxv.size(),
315 (uint8_t*)&zero, 2 * intSize);
316
317 copyStringArray(envp, envp_array_base, env_data_base, initVirtMem);
318 copyStringArray(argv, argv_array_base, arg_data_base, initVirtMem);
319
320 initVirtMem.writeBlob(argc_base, (uint8_t*)&guestArgc, intSize);
321
322 ThreadContext *tc = system->getThreadContext(contextIds[0]);
323 //Set the stack pointer register
324 tc->setIntReg(StackPointerReg, stack_min);
325 //A pointer to a function to run when the program exits. We'll set this
326 //to zero explicitly to make sure this isn't used.
327 tc->setIntReg(ArgumentReg0, 0);
328 //Set argument regs 1 and 2 to argv[0] and envp[0] respectively
329 if (argv.size() > 0) {
330 tc->setIntReg(ArgumentReg1, arg_data_base + arg_data_size -
331 argv[argv.size() - 1].size() - 1);
332 } else {

--- 4 unchanged lines hidden (view full) ---

337 envp[envp.size() - 1].size() - 1);
338 } else {
339 tc->setIntReg(ArgumentReg2, 0);
340 }
341
342 PCState pc;
343 pc.thumb(arch == ObjectFile::Thumb);
344 pc.nextThumb(pc.thumb());
345 pc.set(objFile->entryPoint() & ~mask(1));
346 tc->pcState(pc);
347
348 //Align the "stack_min" to a page boundary.
349 stack_min = roundDown(stack_min, pageSize);
350}
351
352ArmISA::IntReg
353ArmLiveProcess::getSyscallArg(ThreadContext *tc, int &i)
354{
355 assert(i < 6);
356 return tc->readIntReg(ArgumentReg0 + i++);
357}
358
359uint64_t
360ArmLiveProcess::getSyscallArg(ThreadContext *tc, int &i, int width)
361{
362 assert(width == 32 || width == 64);
363 if (width == 32)
364 return getSyscallArg(tc, i);
365
366 // 64 bit arguments are passed starting in an even register
367 if (i % 2 != 0)
368 i++;
369
370 // Registers r0-r6 can be used
371 assert(i < 5);
372 uint64_t val;
373 val = tc->readIntReg(ArgumentReg0 + i++);
374 val |= ((uint64_t)tc->readIntReg(ArgumentReg0 + i++) << 32);
375 return val;
376}
377
378
379void
380ArmLiveProcess::setSyscallArg(ThreadContext *tc,
381 int i, ArmISA::IntReg val)
382{
383 assert(i < 4);
384 tc->setIntReg(ArgumentReg0 + i, val);
385}
386
387void
388ArmLiveProcess::setSyscallReturn(ThreadContext *tc,
389 SyscallReturn return_value)
390{
391 tc->setIntReg(ReturnValueReg, return_value.value());
392}