pmu.cc (11447:717172baf4dd) | pmu.cc (12042:870f0d5c0ced) |
---|---|
1/* 2 * Copyright (c) 2011-2014 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 149 unchanged lines hidden (view full) --- 158 case MISCREG_PMCEID0_EL0: 159 case MISCREG_PMCEID0: 160 case MISCREG_PMCEID1_EL0: 161 case MISCREG_PMCEID1: 162 // Ignore writes 163 return; 164 165 case MISCREG_PMEVTYPER0_EL0...MISCREG_PMEVTYPER5_EL0: | 1/* 2 * Copyright (c) 2011-2014 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 149 unchanged lines hidden (view full) --- 158 case MISCREG_PMCEID0_EL0: 159 case MISCREG_PMCEID0: 160 case MISCREG_PMCEID1_EL0: 161 case MISCREG_PMCEID1: 162 // Ignore writes 163 return; 164 165 case MISCREG_PMEVTYPER0_EL0...MISCREG_PMEVTYPER5_EL0: |
166 setCounterTypeRegister(misc_reg - MISCREG_PMEVCNTR0_EL0, val); | 166 setCounterTypeRegister(misc_reg - MISCREG_PMEVTYPER0_EL0, val); |
167 return; 168 169 case MISCREG_PMCCFILTR: 170 case MISCREG_PMCCFILTR_EL0: 171 DPRINTF(PMUVerbose, "Setting PMCCFILTR: 0x%x\n", val); 172 setCounterTypeRegister(PMCCNTR, val); 173 return; 174 --- 415 unchanged lines hidden --- | 167 return; 168 169 case MISCREG_PMCCFILTR: 170 case MISCREG_PMCCFILTR_EL0: 171 DPRINTF(PMUVerbose, "Setting PMCCFILTR: 0x%x\n", val); 172 setCounterTypeRegister(PMCCNTR, val); 173 return; 174 --- 415 unchanged lines hidden --- |