miscregs.hh (8299:64a938a8b7fc) miscregs.hh (8301:858384f3af1c)
1/*
2 * Copyright (c) 2010 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 255 unchanged lines hidden (view full) ---

264 Bitfield<7> i;
265 Bitfield<6> f;
266 Bitfield<5> t;
267 Bitfield<4, 0> mode;
268 EndBitUnion(CPSR)
269
270 // This mask selects bits of the CPSR that actually go in the CondCodes
271 // integer register to allow renaming.
1/*
2 * Copyright (c) 2010 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 255 unchanged lines hidden (view full) ---

264 Bitfield<7> i;
265 Bitfield<6> f;
266 Bitfield<5> t;
267 Bitfield<4, 0> mode;
268 EndBitUnion(CPSR)
269
270 // This mask selects bits of the CPSR that actually go in the CondCodes
271 // integer register to allow renaming.
272 static const uint32_t CondCodesMask = 0xF80F0000;
272 static const uint32_t CondCodesMask = 0xF80F0000;
273 static const uint32_t CondCodesMaskF = 0xF0000000;
274 static const uint32_t CondCodesMaskQ = 0x08000000;
275 static const uint32_t CondCodesMaskGE = 0x000F0000;
273
274 BitUnion32(SCTLR)
275 Bitfield<31> ie; // Instruction endianness
276 Bitfield<30> te; // Thumb Exception Enable
277 Bitfield<29> afe; // Access flag enable
278 Bitfield<28> tre; // TEX Remap bit
279 Bitfield<27> nmfi;// Non-maskable fast interrupts enable
280 Bitfield<25> ee; // Exception Endianness bit

--- 156 unchanged lines hidden ---
276
277 BitUnion32(SCTLR)
278 Bitfield<31> ie; // Instruction endianness
279 Bitfield<30> te; // Thumb Exception Enable
280 Bitfield<29> afe; // Access flag enable
281 Bitfield<28> tre; // TEX Remap bit
282 Bitfield<27> nmfi;// Non-maskable fast interrupts enable
283 Bitfield<25> ee; // Exception Endianness bit

--- 156 unchanged lines hidden ---