miscregs.cc (12669:21b97c7e2c8c) | miscregs.cc (12675:f3439303feb4) |
---|---|
1/* 2 * Copyright (c) 2010-2013, 2015-2018 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 1675 unchanged lines hidden (view full) --- 1684 } 1685 break; 1686 case 4: 1687 switch (crm) { 1688 case 0: 1689 switch (op2) { 1690 case 0: 1691 return MISCREG_TTBR0_EL2; | 1/* 2 * Copyright (c) 2010-2013, 2015-2018 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 1675 unchanged lines hidden (view full) --- 1684 } 1685 break; 1686 case 4: 1687 switch (crm) { 1688 case 0: 1689 switch (op2) { 1690 case 0: 1691 return MISCREG_TTBR0_EL2; |
1692 case 1: 1693 return MISCREG_TTBR1_EL2; |
|
1692 case 2: 1693 return MISCREG_TCR_EL2; 1694 } 1695 break; 1696 case 1: 1697 switch (op2) { 1698 case 0: 1699 return MISCREG_VTTBR_EL2; --- 1814 unchanged lines hidden (view full) --- 3514 .allPrivileges().exceptUserMode() 3515 .mapsTo(MISCREG_TTBR1_NS); 3516 InitReg(MISCREG_TCR_EL1) 3517 .allPrivileges().exceptUserMode() 3518 .mapsTo(MISCREG_TTBCR_NS); 3519 InitReg(MISCREG_TTBR0_EL2) 3520 .hyp().mon() 3521 .mapsTo(MISCREG_HTTBR); | 1694 case 2: 1695 return MISCREG_TCR_EL2; 1696 } 1697 break; 1698 case 1: 1699 switch (op2) { 1700 case 0: 1701 return MISCREG_VTTBR_EL2; --- 1814 unchanged lines hidden (view full) --- 3516 .allPrivileges().exceptUserMode() 3517 .mapsTo(MISCREG_TTBR1_NS); 3518 InitReg(MISCREG_TCR_EL1) 3519 .allPrivileges().exceptUserMode() 3520 .mapsTo(MISCREG_TTBCR_NS); 3521 InitReg(MISCREG_TTBR0_EL2) 3522 .hyp().mon() 3523 .mapsTo(MISCREG_HTTBR); |
3524 InitReg(MISCREG_TTBR1_EL2) 3525 .unimplemented(); |
|
3522 InitReg(MISCREG_TCR_EL2) 3523 .hyp().mon() 3524 .mapsTo(MISCREG_HTCR); 3525 InitReg(MISCREG_VTTBR_EL2) 3526 .hyp().mon() 3527 .mapsTo(MISCREG_VTTBR); 3528 InitReg(MISCREG_VTCR_EL2) 3529 .hyp().mon() --- 477 unchanged lines hidden --- | 3526 InitReg(MISCREG_TCR_EL2) 3527 .hyp().mon() 3528 .mapsTo(MISCREG_HTCR); 3529 InitReg(MISCREG_VTTBR_EL2) 3530 .hyp().mon() 3531 .mapsTo(MISCREG_VTTBR); 3532 InitReg(MISCREG_VTCR_EL2) 3533 .hyp().mon() --- 477 unchanged lines hidden --- |