vfp64.isa (10716:4408a83f7881) vfp64.isa (12236:126ac9da6050)
1// -*- mode:c++ -*-
2
3// Copyright (c) 2012, 2014 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 78 unchanged lines hidden (view full) ---

87def template AA64FpRegRegRegRegOpDeclare {{
88class %(class_name)s : public %(base_class)s
89{
90 public:
91 // Constructor
92 %(class_name)s(ExtMachInst machInst,
93 IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2,
94 IntRegIndex _op3, VfpMicroMode mode = VfpNotAMicroop);
1// -*- mode:c++ -*-
2
3// Copyright (c) 2012, 2014 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 78 unchanged lines hidden (view full) ---

87def template AA64FpRegRegRegRegOpDeclare {{
88class %(class_name)s : public %(base_class)s
89{
90 public:
91 // Constructor
92 %(class_name)s(ExtMachInst machInst,
93 IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2,
94 IntRegIndex _op3, VfpMicroMode mode = VfpNotAMicroop);
95 %(BasicExecDeclare)s
95 Fault execute(ExecContext *, Trace::InstRecord *) const;
96};
97}};
98
99def template AA64FpRegRegRegRegOpConstructor {{
100 %(class_name)s::%(class_name)s(ExtMachInst machInst,
101 IntRegIndex _dest,
102 IntRegIndex _op1,
103 IntRegIndex _op2,
104 IntRegIndex _op3,
105 VfpMicroMode mode)
106 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s,
107 _dest, _op1, _op2, _op3, mode)
108 {
109 %(constructor)s;
110 }
111}};
96};
97}};
98
99def template AA64FpRegRegRegRegOpConstructor {{
100 %(class_name)s::%(class_name)s(ExtMachInst machInst,
101 IntRegIndex _dest,
102 IntRegIndex _op1,
103 IntRegIndex _op2,
104 IntRegIndex _op3,
105 VfpMicroMode mode)
106 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s,
107 _dest, _op1, _op2, _op3, mode)
108 {
109 %(constructor)s;
110 }
111}};