macromem.isa (12236:126ac9da6050) | macromem.isa (12616:4b463b4dc098) |
---|---|
1// -*- mode:c++ -*- 2 3// Copyright (c) 2010-2014 ARM Limited 4// All rights reserved 5// 6// The license below extends only to copyright in the software and shall 7// not be construed as granting a license to any other intellectual 8// property including but not limited to intellectual property relating --- 39 unchanged lines hidden (view full) --- 48 49def template MicroMemDeclare {{ 50 class %(class_name)s : public %(base_class)s 51 { 52 public: 53 %(class_name)s(ExtMachInst machInst, 54 RegIndex _ura, RegIndex _urb, bool _up, 55 uint8_t _imm); | 1// -*- mode:c++ -*- 2 3// Copyright (c) 2010-2014 ARM Limited 4// All rights reserved 5// 6// The license below extends only to copyright in the software and shall 7// not be construed as granting a license to any other intellectual 8// property including but not limited to intellectual property relating --- 39 unchanged lines hidden (view full) --- 48 49def template MicroMemDeclare {{ 50 class %(class_name)s : public %(base_class)s 51 { 52 public: 53 %(class_name)s(ExtMachInst machInst, 54 RegIndex _ura, RegIndex _urb, bool _up, 55 uint8_t _imm); |
56 Fault execute(ExecContext *, Trace::InstRecord *) const; 57 Fault initiateAcc(ExecContext *, Trace::InstRecord *) const; 58 Fault completeAcc(PacketPtr, ExecContext *, Trace::InstRecord *) const; | 56 Fault execute(ExecContext *, Trace::InstRecord *) const override; 57 Fault initiateAcc(ExecContext *, Trace::InstRecord *) const override; 58 Fault completeAcc(PacketPtr, ExecContext *, 59 Trace::InstRecord *) const override; |
59 }; 60}}; 61 62def template MicroMemConstructor {{ 63 %(class_name)s::%(class_name)s(ExtMachInst machInst, 64 RegIndex _ura, 65 RegIndex _urb, 66 bool _up, --- 13 unchanged lines hidden (view full) --- 80 81def template MicroMemPairDeclare {{ 82 class %(class_name)s : public %(base_class)s 83 { 84 public: 85 %(class_name)s(ExtMachInst machInst, 86 RegIndex _dreg1, RegIndex _dreg2, RegIndex _base, 87 bool _up, uint8_t _imm); | 60 }; 61}}; 62 63def template MicroMemConstructor {{ 64 %(class_name)s::%(class_name)s(ExtMachInst machInst, 65 RegIndex _ura, 66 RegIndex _urb, 67 bool _up, --- 13 unchanged lines hidden (view full) --- 81 82def template MicroMemPairDeclare {{ 83 class %(class_name)s : public %(base_class)s 84 { 85 public: 86 %(class_name)s(ExtMachInst machInst, 87 RegIndex _dreg1, RegIndex _dreg2, RegIndex _base, 88 bool _up, uint8_t _imm); |
88 Fault execute(ExecContext *, Trace::InstRecord *) const; 89 Fault initiateAcc(ExecContext *, Trace::InstRecord *) const; 90 Fault completeAcc(PacketPtr, ExecContext *, Trace::InstRecord *) const; | 89 Fault execute(ExecContext *, Trace::InstRecord *) const override; 90 Fault initiateAcc(ExecContext *, Trace::InstRecord *) const override; 91 Fault completeAcc(PacketPtr, ExecContext *, 92 Trace::InstRecord *) const override; |
91 }; 92}}; 93 94def template MicroMemPairConstructor {{ 95 %(class_name)s::%(class_name)s(ExtMachInst machInst, 96 RegIndex _dreg1, 97 RegIndex _dreg2, 98 RegIndex _base, --- 30 unchanged lines hidden (view full) --- 129 %(constructor)s; 130 if (!(condCode == COND_AL || condCode == COND_UC)) { 131 for (int x = 0; x < _numDestRegs; x++) { 132 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 133 } 134 } 135 } 136 | 93 }; 94}}; 95 96def template MicroMemPairConstructor {{ 97 %(class_name)s::%(class_name)s(ExtMachInst machInst, 98 RegIndex _dreg1, 99 RegIndex _dreg2, 100 RegIndex _base, --- 30 unchanged lines hidden (view full) --- 131 %(constructor)s; 132 if (!(condCode == COND_AL || condCode == COND_UC)) { 133 for (int x = 0; x < _numDestRegs; x++) { 134 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 135 } 136 } 137 } 138 |
137 Fault execute(ExecContext *, Trace::InstRecord *) const; 138 Fault initiateAcc(ExecContext *, Trace::InstRecord *) const; 139 Fault completeAcc(PacketPtr, ExecContext *, Trace::InstRecord *) const; | 139 Fault execute(ExecContext *, Trace::InstRecord *) const override; 140 Fault initiateAcc(ExecContext *, Trace::InstRecord *) const override; 141 Fault completeAcc(PacketPtr, ExecContext *, 142 Trace::InstRecord *) const override; |
140 }; 141}}; 142 143//////////////////////////////////////////////////////////////////// 144// 145// PC = Integer(ura) 146// CPSR = Integer(urb) 147// 148 149def template MicroSetPCCPSRDeclare {{ 150 class %(class_name)s : public %(base_class)s 151 { 152 public: 153 %(class_name)s(ExtMachInst machInst, 154 IntRegIndex _ura, 155 IntRegIndex _urb, 156 IntRegIndex _urc); | 143 }; 144}}; 145 146//////////////////////////////////////////////////////////////////// 147// 148// PC = Integer(ura) 149// CPSR = Integer(urb) 150// 151 152def template MicroSetPCCPSRDeclare {{ 153 class %(class_name)s : public %(base_class)s 154 { 155 public: 156 %(class_name)s(ExtMachInst machInst, 157 IntRegIndex _ura, 158 IntRegIndex _urb, 159 IntRegIndex _urc); |
157 Fault execute(ExecContext *, Trace::InstRecord *) const; | 160 Fault execute(ExecContext *, Trace::InstRecord *) const override; |
158 }; 159}}; 160 161def template MicroSetPCCPSRConstructor {{ 162 %(class_name)s::%(class_name)s(ExtMachInst machInst, 163 IntRegIndex _ura, 164 IntRegIndex _urb, 165 IntRegIndex _urc) --- 18 unchanged lines hidden (view full) --- 184// 185 186def template MicroIntDeclare {{ 187 class %(class_name)s : public %(base_class)s 188 { 189 public: 190 %(class_name)s(ExtMachInst machInst, 191 RegIndex _ura, RegIndex _urb, RegIndex _urc); | 161 }; 162}}; 163 164def template MicroSetPCCPSRConstructor {{ 165 %(class_name)s::%(class_name)s(ExtMachInst machInst, 166 IntRegIndex _ura, 167 IntRegIndex _urb, 168 IntRegIndex _urc) --- 18 unchanged lines hidden (view full) --- 187// 188 189def template MicroIntDeclare {{ 190 class %(class_name)s : public %(base_class)s 191 { 192 public: 193 %(class_name)s(ExtMachInst machInst, 194 RegIndex _ura, RegIndex _urb, RegIndex _urc); |
192 Fault execute(ExecContext *, Trace::InstRecord *) const; | 195 Fault execute(ExecContext *, Trace::InstRecord *) const override; |
193 }; 194}}; 195 196def template MicroIntConstructor {{ 197 %(class_name)s::%(class_name)s(ExtMachInst machInst, 198 RegIndex _ura, 199 RegIndex _urb, 200 RegIndex _urc) --- 45 unchanged lines hidden (view full) --- 246 %(constructor)s; 247 if (!(condCode == COND_AL || condCode == COND_UC)) { 248 for (int x = 0; x < _numDestRegs; x++) { 249 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 250 } 251 } 252 } 253 | 196 }; 197}}; 198 199def template MicroIntConstructor {{ 200 %(class_name)s::%(class_name)s(ExtMachInst machInst, 201 RegIndex _ura, 202 RegIndex _urb, 203 RegIndex _urc) --- 45 unchanged lines hidden (view full) --- 249 %(constructor)s; 250 if (!(condCode == COND_AL || condCode == COND_UC)) { 251 for (int x = 0; x < _numDestRegs; x++) { 252 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 253 } 254 } 255 } 256 |
254 Fault execute(ExecContext *, Trace::InstRecord *) const; | 257 Fault execute(ExecContext *, Trace::InstRecord *) const override; |
255 }; 256}}; 257 258def template MicroNeonMixExecute {{ 259 template <class Element> 260 Fault %(class_name)s<Element>::execute(ExecContext *xc, 261 Trace::InstRecord *traceData) const 262 { --- 36 unchanged lines hidden (view full) --- 299 %(constructor)s; 300 if (!(condCode == COND_AL || condCode == COND_UC)) { 301 for (int x = 0; x < _numDestRegs; x++) { 302 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 303 } 304 } 305 } 306 | 258 }; 259}}; 260 261def template MicroNeonMixExecute {{ 262 template <class Element> 263 Fault %(class_name)s<Element>::execute(ExecContext *xc, 264 Trace::InstRecord *traceData) const 265 { --- 36 unchanged lines hidden (view full) --- 302 %(constructor)s; 303 if (!(condCode == COND_AL || condCode == COND_UC)) { 304 for (int x = 0; x < _numDestRegs; x++) { 305 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x]; 306 } 307 } 308 } 309 |
307 Fault execute(ExecContext *, Trace::InstRecord *) const; | 310 Fault execute(ExecContext *, Trace::InstRecord *) const override; |
308 }; 309}}; 310 311//////////////////////////////////////////////////////////////////// 312// 313// Integer = Integer 314// 315 316def template MicroIntMovDeclare {{ 317 class %(class_name)s : public %(base_class)s 318 { 319 public: 320 %(class_name)s(ExtMachInst machInst, 321 RegIndex _ura, RegIndex _urb); | 311 }; 312}}; 313 314//////////////////////////////////////////////////////////////////// 315// 316// Integer = Integer 317// 318 319def template MicroIntMovDeclare {{ 320 class %(class_name)s : public %(base_class)s 321 { 322 public: 323 %(class_name)s(ExtMachInst machInst, 324 RegIndex _ura, RegIndex _urb); |
322 Fault execute(ExecContext *, Trace::InstRecord *) const; | 325 Fault execute(ExecContext *, Trace::InstRecord *) const override; |
323 }; 324}}; 325def template MicroIntMovConstructor {{ 326 %(class_name)s::%(class_name)s(ExtMachInst machInst, 327 RegIndex _ura, 328 RegIndex _urb) 329 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, 330 _ura, _urb) --- 14 unchanged lines hidden (view full) --- 345 346def template MicroIntImmDeclare {{ 347 class %(class_name)s : public %(base_class)s 348 { 349 public: 350 %(class_name)s(ExtMachInst machInst, 351 RegIndex _ura, RegIndex _urb, 352 int32_t _imm); | 326 }; 327}}; 328def template MicroIntMovConstructor {{ 329 %(class_name)s::%(class_name)s(ExtMachInst machInst, 330 RegIndex _ura, 331 RegIndex _urb) 332 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, 333 _ura, _urb) --- 14 unchanged lines hidden (view full) --- 348 349def template MicroIntImmDeclare {{ 350 class %(class_name)s : public %(base_class)s 351 { 352 public: 353 %(class_name)s(ExtMachInst machInst, 354 RegIndex _ura, RegIndex _urb, 355 int32_t _imm); |
353 Fault execute(ExecContext *, Trace::InstRecord *) const; | 356 Fault execute(ExecContext *, Trace::InstRecord *) const override; |
354 }; 355}}; 356 357def template MicroIntImmConstructor {{ 358 %(class_name)s::%(class_name)s(ExtMachInst machInst, 359 RegIndex _ura, 360 RegIndex _urb, 361 int32_t _imm) --- 23 unchanged lines hidden (view full) --- 385 386def template MicroIntRegDeclare {{ 387 class %(class_name)s : public %(base_class)s 388 { 389 public: 390 %(class_name)s(ExtMachInst machInst, 391 RegIndex _ura, RegIndex _urb, RegIndex _urc, 392 int32_t _shiftAmt, ArmShiftType _shiftType); | 357 }; 358}}; 359 360def template MicroIntImmConstructor {{ 361 %(class_name)s::%(class_name)s(ExtMachInst machInst, 362 RegIndex _ura, 363 RegIndex _urb, 364 int32_t _imm) --- 23 unchanged lines hidden (view full) --- 388 389def template MicroIntRegDeclare {{ 390 class %(class_name)s : public %(base_class)s 391 { 392 public: 393 %(class_name)s(ExtMachInst machInst, 394 RegIndex _ura, RegIndex _urb, RegIndex _urc, 395 int32_t _shiftAmt, ArmShiftType _shiftType); |
393 Fault execute(ExecContext *, Trace::InstRecord *) const; | 396 Fault execute(ExecContext *, Trace::InstRecord *) const override; |
394 }; 395}}; 396 397def template MicroIntXERegConstructor {{ 398 %(class_name)s::%(class_name)s(ExtMachInst machInst, 399 RegIndex _ura, RegIndex _urb, RegIndex _urc, 400 ArmExtendType _type, uint32_t _shiftAmt) 401 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, --- 5 unchanged lines hidden (view full) --- 407 408def template MicroIntXERegDeclare {{ 409 class %(class_name)s : public %(base_class)s 410 { 411 public: 412 %(class_name)s(ExtMachInst machInst, 413 RegIndex _ura, RegIndex _urb, RegIndex _urc, 414 ArmExtendType _type, uint32_t _shiftAmt); | 397 }; 398}}; 399 400def template MicroIntXERegConstructor {{ 401 %(class_name)s::%(class_name)s(ExtMachInst machInst, 402 RegIndex _ura, RegIndex _urb, RegIndex _urc, 403 ArmExtendType _type, uint32_t _shiftAmt) 404 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, --- 5 unchanged lines hidden (view full) --- 410 411def template MicroIntXERegDeclare {{ 412 class %(class_name)s : public %(base_class)s 413 { 414 public: 415 %(class_name)s(ExtMachInst machInst, 416 RegIndex _ura, RegIndex _urb, RegIndex _urc, 417 ArmExtendType _type, uint32_t _shiftAmt); |
415 Fault execute(ExecContext *, Trace::InstRecord *) const; | 418 Fault execute(ExecContext *, Trace::InstRecord *) const override; |
416 }; 417}}; 418 419def template MicroIntRegConstructor {{ 420 %(class_name)s::%(class_name)s(ExtMachInst machInst, 421 RegIndex _ura, RegIndex _urb, RegIndex _urc, 422 int32_t _shiftAmt, ArmShiftType _shiftType) 423 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, --- 217 unchanged lines hidden --- | 419 }; 420}}; 421 422def template MicroIntRegConstructor {{ 423 %(class_name)s::%(class_name)s(ExtMachInst machInst, 424 RegIndex _ura, RegIndex _urb, RegIndex _urc, 425 int32_t _shiftAmt, ArmShiftType _shiftType) 426 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s, --- 217 unchanged lines hidden --- |