1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating
9// to a hardware implementation of the functionality of the software
10// licensed hereunder. You may use the software subject to the license
11// terms below provided that you ensure that this notice is replicated

--- 321 unchanged lines hidden (view full) ---

333 if (!(condCode == COND_AL || condCode == COND_UC)) {
334 for (int x = 0; x < _numDestRegs; x++) {
335 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x];
336 }
337 }
338 }
339}};
340
341def template MicroIntRegDeclare {{
342 class %(class_name)s : public %(base_class)s
343 {
344 public:
345 %(class_name)s(ExtMachInst machInst,
346 RegIndex _ura, RegIndex _urb, RegIndex _urc,
347 int32_t _shiftAmt, ArmShiftType _shiftType);
348 %(BasicExecDeclare)s
349 };
350}};
351
352def template MicroIntRegConstructor {{
353 %(class_name)s::%(class_name)s(ExtMachInst machInst,
354 RegIndex _ura, RegIndex _urb, RegIndex _urc,
355 int32_t _shiftAmt, ArmShiftType _shiftType)
356 : %(base_class)s("%(mnemonic)s", machInst, %(op_class)s,
357 _ura, _urb, _urc, _shiftAmt, _shiftType)
358 {
359 %(constructor)s;

--- 37 unchanged lines hidden (view full) ---

397 for (int x = 0; x < _numDestRegs; x++) {
398 _srcRegIdx[_numSrcRegs++] = _destRegIdx[x];
399 }
400 }
401}
402
403}};
404
405def template VMemMultDeclare {{
406class %(class_name)s : public %(base_class)s
407{
408 public:
409 // Constructor
410 %(class_name)s(ExtMachInst machInst, unsigned width,
411 RegIndex rn, RegIndex vd, unsigned regs, unsigned inc,
412 uint32_t size, uint32_t align, RegIndex rm);

--- 79 unchanged lines hidden ---