Cross Reference: /gem5/src/arch/arm/isa/operands.isa

Deleted Added

sdiff udiff text old ( 7408:ee6949c5bb5b ) new ( 7410:1589cdca3c6e )

full compact

operands.isa (7408:ee6949c5bb5b)	operands.isa (7410:1589cdca3c6e)
1// -- mode:c++ -- 2// Copyright (c) 2010 ARM Limited 3// All rights reserved 4// 5// The license below extends only to copyright in the software and shall 6// not be construed as granting a license to any other intellectual 7// property including but not limited to intellectual property relating 8// to a hardware implementation of the functionality of the software --- 165 unchanged lines hidden (view full) --- 174 'Itstate': ('ControlReg', 'ub', 'MISCREG_ITSTATE', None, 2), 175 'Spsr': ('ControlReg', 'uw', 'MISCREG_SPSR', None, 2), 176 'Fpsr': ('ControlReg', 'uw', 'MISCREG_FPSR', None, 2), 177 'Fpsid': ('ControlReg', 'uw', 'MISCREG_FPSID', None, 2), 178 'Fpscr': ('ControlReg', 'uw', 'MISCREG_FPSCR', None, 2), 179 'Fpexc': ('ControlReg', 'uw', 'MISCREG_FPEXC', None, 2), 180 'Sctlr': ('ControlReg', 'uw', 'MISCREG_SCTLR', None, 2), 181 'SevMailbox': ('ControlReg', 'uw', 'MISCREG_SEV_MAILBOX', None, 2),	1// -- mode:c++ -- 2// Copyright (c) 2010 ARM Limited 3// All rights reserved 4// 5// The license below extends only to copyright in the software and shall 6// not be construed as granting a license to any other intellectual 7// property including but not limited to intellectual property relating 8// to a hardware implementation of the functionality of the software --- 165 unchanged lines hidden (view full) --- 174 'Itstate': ('ControlReg', 'ub', 'MISCREG_ITSTATE', None, 2), 175 'Spsr': ('ControlReg', 'uw', 'MISCREG_SPSR', None, 2), 176 'Fpsr': ('ControlReg', 'uw', 'MISCREG_FPSR', None, 2), 177 'Fpsid': ('ControlReg', 'uw', 'MISCREG_FPSID', None, 2), 178 'Fpscr': ('ControlReg', 'uw', 'MISCREG_FPSCR', None, 2), 179 'Fpexc': ('ControlReg', 'uw', 'MISCREG_FPEXC', None, 2), 180 'Sctlr': ('ControlReg', 'uw', 'MISCREG_SCTLR', None, 2), 181 'SevMailbox': ('ControlReg', 'uw', 'MISCREG_SEV_MAILBOX', None, 2),
	182 'PC': ('PC', 'ud', None, None, 2),
182 'NPC': ('NPC', 'ud', None, (None, None, 'IsControl'), 2, 183 readNPC, writeNPC), 184 'FNPC': ('NPC', 'ud', None, (None, None, 'IsControl'), 2, 185 readNPC, forceNPC), 186 'IWNPC': ('NPC', 'ud', None, (None, None, 'IsControl'), 2, 187 readNPC, writeIWNPC), 188}};	183 'NPC': ('NPC', 'ud', None, (None, None, 'IsControl'), 2, 184 readNPC, writeNPC), 185 'FNPC': ('NPC', 'ud', None, (None, None, 'IsControl'), 2, 186 readNPC, forceNPC), 187 'IWNPC': ('NPC', 'ud', None, (None, None, 'IsControl'), 2, 188 readNPC, writeIWNPC), 189}};