1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 79 unchanged lines hidden (view full) ---

88
89 offset = op + " imm"
90 eaCode = "EA = Base"
91 if not post:
92 eaCode += offset
93 eaCode += ";"
94
95 memFlags = ["ArmISA::TLB::MustBeOne", "%d" % (size - 1)]
96 if prefetch:
97 Name = "%s_%s" % (mnem.upper(), Name)
98 memFlags.append("Request::PREFETCH")
99 accCode = '''
100 uint64_t temp = Mem%s;\n
101 temp = temp;
102 ''' % buildMemSuffix(sign, size)
103 elif vldr:

--- 70 unchanged lines hidden (view full) ---

174 offset = op + " shift_rm_imm(Index, shiftAmt," + \
175 " shiftType, CondCodes<29:>)"
176 eaCode = "EA = Base"
177 if not post:
178 eaCode += offset
179 eaCode += ";"
180
181 memFlags = ["%d" % (size - 1), "ArmISA::TLB::MustBeOne"]
182 if prefetch:
183 Name = "%s_%s" % (mnem.upper(), Name)
184 memFlags.append("Request::PREFETCH")
185 accCode = '''
186 uint64_t temp = Mem%s;\n
187 temp = temp;
188 ''' % buildMemSuffix(sign, size)
189 else:

--- 159 unchanged lines hidden ---