div.isa (7318:64352bcff9f3) div.isa (7319:d4e9a5e31a38)
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 39 unchanged lines hidden (view full) ---

48 }
49 '''
50 sdivIop = InstObjParams("sdiv", "Sdiv", "RegRegRegOp",
51 { "code": sdivCode,
52 "predicate_test": predicateTest }, [])
53 header_output = RegRegRegOpDeclare.subst(sdivIop)
54 decoder_output = RegRegRegOpConstructor.subst(sdivIop)
55 exec_output = PredOpExecute.subst(sdivIop)
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 39 unchanged lines hidden (view full) ---

48 }
49 '''
50 sdivIop = InstObjParams("sdiv", "Sdiv", "RegRegRegOp",
51 { "code": sdivCode,
52 "predicate_test": predicateTest }, [])
53 header_output = RegRegRegOpDeclare.subst(sdivIop)
54 decoder_output = RegRegRegOpConstructor.subst(sdivIop)
55 exec_output = PredOpExecute.subst(sdivIop)
56
57 udivCode = '''
58 if (Op2.uw == 0) {
59 Dest.uw = 0;
60 } else {
61 Dest.uw = Op1.uw / Op2.uw;
62 }
63 '''
64 udivIop = InstObjParams("udiv", "Udiv", "RegRegRegOp",
65 { "code": udivCode,
66 "predicate_test": predicateTest }, [])
67 header_output += RegRegRegOpDeclare.subst(udivIop)
68 decoder_output += RegRegRegOpConstructor.subst(udivIop)
69 exec_output += PredOpExecute.subst(udivIop)
56}};
70}};