fp.isa (7364:9d34477e6adb) | fp.isa (7365:a7a6cc5f6a89) |
---|---|
1// -*- mode:c++ -*- 2 3// Copyright (c) 2010 ARM Limited 4// All rights reserved 5// 6// The license below extends only to copyright in the software and shall 7// not be construed as granting a license to any other intellectual 8// property including but not limited to intellectual property relating --- 544 unchanged lines hidden (view full) --- 553 return new VmovRegD(machInst, 554 (IntRegIndex)vd, (IntRegIndex)vm); 555 } 556 } else { 557 return new WarnUnimplemented("vabs", machInst); 558 } 559 case 0x1: 560 if (opc3 == 1) { | 1// -*- mode:c++ -*- 2 3// Copyright (c) 2010 ARM Limited 4// All rights reserved 5// 6// The license below extends only to copyright in the software and shall 7// not be construed as granting a license to any other intellectual 8// property including but not limited to intellectual property relating --- 544 unchanged lines hidden (view full) --- 553 return new VmovRegD(machInst, 554 (IntRegIndex)vd, (IntRegIndex)vm); 555 } 556 } else { 557 return new WarnUnimplemented("vabs", machInst); 558 } 559 case 0x1: 560 if (opc3 == 1) { |
561 return new WarnUnimplemented("vneg", machInst); | 561 uint32_t vd; 562 uint32_t vm; 563 if (bits(machInst, 8) == 0) { 564 vd = bits(machInst, 22) | (bits(machInst, 15, 12) << 1); 565 vm = bits(machInst, 5) | (bits(machInst, 3, 0) << 1); 566 return new VnegS(machInst, 567 (IntRegIndex)vd, (IntRegIndex)vm); 568 } else { 569 vd = (bits(machInst, 22) << 5) | 570 (bits(machInst, 15, 12) << 1); 571 vm = (bits(machInst, 5) << 5) | 572 (bits(machInst, 3, 0) << 1); 573 return new VnegD(machInst, 574 (IntRegIndex)vd, (IntRegIndex)vm); 575 } |
562 } else { 563 return new WarnUnimplemented("vsqrt", machInst); 564 } 565 case 0x2: 566 case 0x3: 567 // Between half and single precision. 568 return new WarnUnimplemented("vcvtb, vcvtt", machInst); 569 case 0x4: --- 36 unchanged lines hidden --- | 576 } else { 577 return new WarnUnimplemented("vsqrt", machInst); 578 } 579 case 0x2: 580 case 0x3: 581 // Between half and single precision. 582 return new WarnUnimplemented("vcvtb, vcvtt", machInst); 583 case 0x4: --- 36 unchanged lines hidden --- |