fp.isa (13168:4965381c122d) fp.isa (13169:eb3b2bea4231)
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010-2011, 2016-2018 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 1462 unchanged lines hidden (view full) ---

1471 return new NVrev16D<uint8_t>(machInst, vd, vm);
1472 }
1473 case 0x4:
1474 return decodeNeonSTwoMiscSReg<NVpaddlD, NVpaddlQ>(
1475 q, size, machInst, vd, vm);
1476 case 0x5:
1477 return decodeNeonUTwoMiscSReg<NVpaddlD, NVpaddlQ>(
1478 q, size, machInst, vd, vm);
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010-2011, 2016-2018 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 1462 unchanged lines hidden (view full) ---

1471 return new NVrev16D<uint8_t>(machInst, vd, vm);
1472 }
1473 case 0x4:
1474 return decodeNeonSTwoMiscSReg<NVpaddlD, NVpaddlQ>(
1475 q, size, machInst, vd, vm);
1476 case 0x5:
1477 return decodeNeonUTwoMiscSReg<NVpaddlD, NVpaddlQ>(
1478 q, size, machInst, vd, vm);
1479 case 0x6:
1480 if (q == 0) {
1481 return new AESE(machInst, vd, vd, vm);
1482 } else {
1483 return new AESD(machInst, vd, vd, vm);
1484 }
1485 case 0x7:
1486 if (q == 0) {
1487 return new AESMC(machInst, vd, vm);
1488 } else {
1489 return new AESIMC(machInst, vd, vm);
1490 }
1479 case 0x8:
1480 return decodeNeonSTwoMiscReg<NVclsD, NVclsQ>(
1481 q, size, machInst, vd, vm);
1482 case 0x9:
1483 return decodeNeonSTwoMiscReg<NVclzD, NVclzQ>(
1484 q, size, machInst, vd, vm);
1485 case 0xa:
1486 return decodeNeonUTwoMiscReg<NVcntD, NVcntQ>(

--- 1214 unchanged lines hidden --- 		1491 case 0x8:
1492 return decodeNeonSTwoMiscReg<NVclsD, NVclsQ>(
1493 q, size, machInst, vd, vm);
1494 case 0x9:
1495 return decodeNeonSTwoMiscReg<NVclzD, NVclzQ>(
1496 q, size, machInst, vd, vm);
1497 case 0xa:
1498 return decodeNeonUTwoMiscReg<NVcntD, NVcntQ>(

--- 1214 unchanged lines hidden ---