branch.isa (7316:bb190cb8ee69) branch.isa (7344:82a4e24e7fad)
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 193 unchanged lines hidden (view full) ---

202 case 0x6:
203 return new WarnUnimplemented("isb", machInst);
204 default:
205 break;
206 }
207 break;
208 }
209 case 0x3c:
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 193 unchanged lines hidden (view full) ---

202 case 0x6:
203 return new WarnUnimplemented("isb", machInst);
204 default:
205 break;
206 }
207 break;
208 }
209 case 0x3c:
210 return new WarnUnimplemented("bxj", machInst);
210 {
211 // On systems that don't support bxj, bxj == bx
212 return new BxReg(machInst,
213 (IntRegIndex)(uint32_t)bits(machInst, 19, 16),
214 COND_UC);
215 }
211 case 0x3d:
212 {
213 const uint32_t imm32 = bits(machInst, 7, 0);
214 return new SubsImmPclr(machInst, INTREG_PC, INTREG_LR,
215 imm32, false);
216 }
217 case 0x3e:
218 {

--- 59 unchanged lines hidden --- 		216 case 0x3d:
217 {
218 const uint32_t imm32 = bits(machInst, 7, 0);
219 return new SubsImmPclr(machInst, INTREG_PC, INTREG_LR,
220 imm32, false);
221 }
222 case 0x3e:
223 {

--- 59 unchanged lines hidden ---