thumb.isa (7135:16f3c26a2923) thumb.isa (7136:8652cc210840)
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 152 unchanged lines hidden (view full) ---

161 0x0: WarnUnimpl::strex();
162 0x1: WarnUnimpl::ldrex();
163 0x2: WarnUnimpl::strd(); // immediate
164 0x3: decode HTRN {
165 0xf: WarnUnimpl::ldrd(); // literal
166 default: WarnUnimpl::ldrd(); // immediate
167 }
168 }
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating

--- 152 unchanged lines hidden (view full) ---

161 0x0: WarnUnimpl::strex();
162 0x1: WarnUnimpl::ldrex();
163 0x2: WarnUnimpl::strd(); // immediate
164 0x3: decode HTRN {
165 0xf: WarnUnimpl::ldrd(); // literal
166 default: WarnUnimpl::ldrd(); // immediate
167 }
168 }
169 0x2: decode HTOPCODE_4 {
170 0x0: WarnUnimpl::stm(); // stmia, stmea
171 0x1: decode HTRN {
172 0xd: WarnUnimpl::pop();
173 default: WarnUnimpl::ldm(); // ldmia, ldmfd
174 }
175 }
169 // This uses the same encoding as regular ARM.
170 0x2: ArmMacroMem::armMacroMem();
176 0x3: decode HTOPCODE_5_4 {
177 0x0: decode LTOPCODE_7_4 {
178 0x4: WarnUnimpl::strexb();
179 0x5: WarnUnimpl::strexh();
180 0x7: WarnUnimpl::strexd();
181 }
182 0x1: decode LTOPCODE_7_4 {
183 0x0: WarnUnimpl::tbb();
184 0x1: WarnUnimpl::tbh();
185 0x4: WarnUnimpl::ldrexb();
186 0x5: WarnUnimpl::ldrexh();
187 0x7: WarnUnimpl::ldrexd();
188 }
189 0x2: WarnUnimpl::strd(); // immediate
190 0x3: decode HTRN {
191 0xf: WarnUnimpl::ldrd(); // literal
192 default: WarnUnimpl::ldrd(); // immediate
193 }
194 }
171 0x3: decode HTOPCODE_5_4 {
172 0x0: decode LTOPCODE_7_4 {
173 0x4: WarnUnimpl::strexb();
174 0x5: WarnUnimpl::strexh();
175 0x7: WarnUnimpl::strexd();
176 }
177 0x1: decode LTOPCODE_7_4 {
178 0x0: WarnUnimpl::tbb();
179 0x1: WarnUnimpl::tbh();
180 0x4: WarnUnimpl::ldrexb();
181 0x5: WarnUnimpl::ldrexh();
182 0x7: WarnUnimpl::ldrexd();
183 }
184 0x2: WarnUnimpl::strd(); // immediate
185 0x3: decode HTRN {
186 0xf: WarnUnimpl::ldrd(); // literal
187 default: WarnUnimpl::ldrd(); // immediate
188 }
189 }
195 0x4: decode HTOPCODE_4 {
196 0x0: decode HTRN {
197 0xd: WarnUnimpl::push();
198 default: WarnUnimpl::stmdb(); // stmfd
199 }
200 0x1: WarnUnimpl::ldmdb(); // ldmea
201 }
190 // This uses the same encoding as regular ARM.
191 0x4: ArmMacroMem::armMacroMem();
202 0x5, 0x7: decode HTOPCODE_4 {
203 0x0: WarnUnimpl::strd(); // immediate
204 0x1: decode HTRN {
205 0xf: WarnUnimpl::ldrd(); // literal
206 default: WarnUnimpl::ldrd(); // immediate
207 }
208 }
209 }

--- 217 unchanged lines hidden --- 		192 0x5, 0x7: decode HTOPCODE_4 {
193 0x0: WarnUnimpl::strd(); // immediate
194 0x1: decode HTRN {
195 0xf: WarnUnimpl::ldrd(); // literal
196 default: WarnUnimpl::ldrd(); // immediate
197 }
198 }
199 }

--- 217 unchanged lines hidden ---