arm.isa (7269:b5a1b63c57da) | arm.isa (7321:d0fdf3452086) |
---|---|
1// -*- mode:c++ -*- 2 3// Copyright (c) 2010 ARM Limited 4// All rights reserved 5// 6// The license below extends only to copyright in the software and shall 7// not be construed as granting a license to any other intellectual 8// property including but not limited to intellectual property relating --- 145 unchanged lines hidden (view full) --- 154 } 155 0x2: wfs({{ Fpsr = Rd; }}); 156 0x3: rfs({{ Rd = Fpsr; }}); 157 0x4: FailUnimpl::wfc(); 158 0x5: FailUnimpl::rfc(); 159 } 160 } // format FloatOp 161 } | 1// -*- mode:c++ -*- 2 3// Copyright (c) 2010 ARM Limited 4// All rights reserved 5// 6// The license below extends only to copyright in the software and shall 7// not be construed as granting a license to any other intellectual 8// property including but not limited to intellectual property relating --- 145 unchanged lines hidden (view full) --- 154 } 155 0x2: wfs({{ Fpsr = Rd; }}); 156 0x3: rfs({{ Rd = Fpsr; }}); 157 0x4: FailUnimpl::wfc(); 158 0x5: FailUnimpl::rfc(); 159 } 160 } // format FloatOp 161 } |
162 0xa: decode MISC_OPCODE { 163 0x1: decode MEDIA_OPCODE { 164 0xf: decode RN { 165 0x0: FloatOp::fmrx_fpsid({{ Rd = Fpsid; }}); 166 0x1: FloatOp::fmrx_fpscr({{ Rd = Fpscr; }}); 167 0x8: FloatOp::fmrx_fpexc({{ Rd = Fpexc; }}); 168 } 169 0xe: decode RN { 170 0x0: FloatOp::fmxr_fpsid({{ Fpsid = Rd; }}); 171 0x1: FloatOp::fmxr_fpscr({{ Fpscr = Rd; }}); 172 0x8: FloatOp::fmxr_fpexc({{ Fpexc = Rd; }}); 173 } 174 } // MEDIA_OPCODE (MISC_OPCODE 0x1) 175 } // MISC_OPCODE (CPNUM 0xA) | 162 0xa, 0xb: ShortFpTransfer::shortFpTransfer(); |
176 0xf: McrMrc15::mcrMrc15(); 177 } // CPNUM (OP4 == 1) 178 } //OPCODE_4 179 180 1: Svc::svc(); 181 } // OPCODE_24 182 183} 184} 185} 186 | 163 0xf: McrMrc15::mcrMrc15(); 164 } // CPNUM (OP4 == 1) 165 } //OPCODE_4 166 167 1: Svc::svc(); 168 } // OPCODE_24 169 170} 171} 172} 173 |