isa.hh (9425:a24092160ec7) | isa.hh (9461:67a6ba6604c8) |
---|---|
1/* 2 * Copyright (c) 2010 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 179 unchanged lines hidden (view full) --- 188 void unserialize(Checkpoint *cp, const std::string §ion) 189 { 190 DPRINTF(Checkpoint, "Unserializing Arm Misc Registers\n"); 191 UNSERIALIZE_ARRAY(miscRegs, NumMiscRegs); 192 CPSR tmp_cpsr = miscRegs[MISCREG_CPSR]; 193 updateRegMap(tmp_cpsr); 194 } 195 | 1/* 2 * Copyright (c) 2010 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 179 unchanged lines hidden (view full) --- 188 void unserialize(Checkpoint *cp, const std::string §ion) 189 { 190 DPRINTF(Checkpoint, "Unserializing Arm Misc Registers\n"); 191 UNSERIALIZE_ARRAY(miscRegs, NumMiscRegs); 192 CPSR tmp_cpsr = miscRegs[MISCREG_CPSR]; 193 updateRegMap(tmp_cpsr); 194 } 195 |
196 void startup(ThreadContext *tc) {} 197 |
|
196 typedef ArmISAParams Params; 197 198 const Params *params() const; 199 200 ISA(Params *p); 201 }; 202} 203 204#endif | 198 typedef ArmISAParams Params; 199 200 const Params *params() const; 201 202 ISA(Params *p); 203 }; 204} 205 206#endif |