Deleted Added
sdiff udiff text old ( 7583:665d71561298 ) new ( 7588:d6c8516b49e9 )
full compact
1/*
2 * Copyright (c) 2010 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 197 unchanged lines hidden (view full) ---

206 case MISCREG_CLIDR:
207 warn("The clidr register always reports 0 caches.\n");
208 break;
209 case MISCREG_CCSIDR:
210 warn("The ccsidr register isn't implemented and "
211 "always reads as 0.\n");
212 break;
213 case MISCREG_ID_PFR0:
214 return 0x1031; // ThumbEE | !Jazelle | Thumb | ARM
215 case MISCREG_ID_MMFR0:
216 return 0x03; //VMSAz7
217 case MISCREG_CTR:
218 return 0x86468006; // V7, 64 byte cache line, load/exclusive is exact
219 case MISCREG_ACTLR:
220 warn("Not doing anything for miscreg ACTLR\n");
221 break;
222 case MISCREG_PMCR:

--- 257 unchanged lines hidden ---