pred_inst.cc (6306:fe1004d455b2) | pred_inst.cc (7110:7d27bd3e7ffb) |
---|---|
1/* Copyright (c) 2007-2008 The Florida State University | 1/* 2 * Copyright (c) 2010 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software 9 * licensed hereunder. You may use the software subject to the license 10 * terms below provided that you ensure that this notice is replicated 11 * unmodified and in its entirety in all distributions of the software, 12 * modified or unmodified, in source code or in binary form. 13 * 14 * Copyright (c) 2007-2008 The Florida State University |
2 * All rights reserved. 3 * 4 * Redistribution and use in source and binary forms, with or without 5 * modification, are permitted provided that the following conditions are 6 * met: redistributions of source code must retain the above copyright 7 * notice, this list of conditions and the following disclaimer; 8 * redistributions in binary form must reproduce the above copyright 9 * notice, this list of conditions and the following disclaimer in the --- 25 unchanged lines hidden (view full) --- 35PredIntOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const 36{ 37 std::stringstream ss; 38 printDataInst(ss, false); 39 return ss.str(); 40} 41 42std::string | 15 * All rights reserved. 16 * 17 * Redistribution and use in source and binary forms, with or without 18 * modification, are permitted provided that the following conditions are 19 * met: redistributions of source code must retain the above copyright 20 * notice, this list of conditions and the following disclaimer; 21 * redistributions in binary form must reproduce the above copyright 22 * notice, this list of conditions and the following disclaimer in the --- 25 unchanged lines hidden (view full) --- 48PredIntOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const 49{ 50 std::stringstream ss; 51 printDataInst(ss, false); 52 return ss.str(); 53} 54 55std::string |
43PredImmOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const | 56PredImmOpBase::generateDisassembly(Addr pc, const SymbolTable *symtab) const |
44{ 45 std::stringstream ss; 46 printDataInst(ss, true); 47 return ss.str(); 48} 49 50std::string 51PredMacroOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const 52{ 53 std::stringstream ss; 54 55 ccprintf(ss, "%-10s ", mnemonic); 56 57 return ss.str(); 58} 59} | 57{ 58 std::stringstream ss; 59 printDataInst(ss, true); 60 return ss.str(); 61} 62 63std::string 64PredMacroOp::generateDisassembly(Addr pc, const SymbolTable *symtab) const 65{ 66 std::stringstream ss; 67 68 ccprintf(ss, "%-10s ", mnemonic); 69 70 return ss.str(); 71} 72} |