1/*
2 * Copyright (c) 2011-2013,2017 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 25 unchanged lines hidden (view full) ---

34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 *
37 * Authors: Gabe Black
38 */
39#ifndef __ARCH_ARM_MEM64_HH__
40#define __ARCH_ARM_MEM64_HH__
41
42#include "arch/arm/insts/misc64.hh"
43#include "arch/arm/insts/static_inst.hh"
44
45namespace ArmISA
46{
47
48class SysDC64 : public MiscRegOp64
49{
50 protected:
51 IntRegIndex base;
52 IntRegIndex dest;
53 uint64_t imm;
54
55 SysDC64(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
56 IntRegIndex _base, MiscRegIndex miscReg, uint64_t _imm)
57 : MiscRegOp64(mnem, _machInst, __opClass, false),
58 base(_base), dest((IntRegIndex)miscReg), imm(_imm)
59 {}
60
61 std::string generateDisassembly(
62 Addr pc, const SymbolTable *symtab) const override;
63};
64
65class MightBeMicro64 : public ArmStaticInst
66{
67 protected:
68 MightBeMicro64(const char *mnem, ExtMachInst _machInst, OpClass __opClass)

--- 197 unchanged lines hidden ---