faults.cc (12763:37c243ed1112) | faults.cc (12764:5f812c4e0701) |
---|---|
1/* 2 * Copyright (c) 2010, 2012-2014, 2016-2018 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 243 unchanged lines hidden (view full) --- 252template<> ArmFault::FaultVals ArmFaultVals<FastInterrupt>::vals( 253 "FIQ", 0x01C, 0x100, 0x300, 0x500, 0x700, MODE_FIQ, 254 4, 4, 0, 0, false, true, true, EC_UNKNOWN 255); 256template<> ArmFault::FaultVals ArmFaultVals<VirtualFastInterrupt>::vals( 257 "Virtual FIQ", 0x01C, 0x100, 0x300, 0x500, 0x700, MODE_FIQ, 258 4, 4, 0, 0, false, true, true, EC_INVALID 259); | 1/* 2 * Copyright (c) 2010, 2012-2014, 2016-2018 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 243 unchanged lines hidden (view full) --- 252template<> ArmFault::FaultVals ArmFaultVals<FastInterrupt>::vals( 253 "FIQ", 0x01C, 0x100, 0x300, 0x500, 0x700, MODE_FIQ, 254 4, 4, 0, 0, false, true, true, EC_UNKNOWN 255); 256template<> ArmFault::FaultVals ArmFaultVals<VirtualFastInterrupt>::vals( 257 "Virtual FIQ", 0x01C, 0x100, 0x300, 0x500, 0x700, MODE_FIQ, 258 4, 4, 0, 0, false, true, true, EC_INVALID 259); |
260template<> ArmFault::FaultVals ArmFaultVals<IllegalInstSetStateFault>::vals( 261 "Illegal Inst Set State Fault", 0x004, 0x000, 0x200, 0x400, 0x600, MODE_UNDEFINED, 262 4, 2, 0, 0, true, false, false, EC_ILLEGAL_INST 263); |
|
260template<> ArmFault::FaultVals ArmFaultVals<SupervisorTrap>::vals( 261 // Some dummy values (SupervisorTrap is AArch64-only) 262 "Supervisor Trap", 0x014, 0x000, 0x200, 0x400, 0x600, MODE_SVC, 263 0, 0, 0, 0, false, false, false, EC_UNKNOWN 264); 265template<> ArmFault::FaultVals ArmFaultVals<PCAlignmentFault>::vals( 266 // Some dummy values (PCAlignmentFault is AArch64-only) 267 "PC Alignment Fault", 0x000, 0x000, 0x200, 0x400, 0x600, MODE_SVC, --- 14 unchanged lines hidden (view full) --- 282 "Software Breakpoint", 0x000, 0x000, 0x200, 0x400, 0x600, MODE_SVC, 283 0, 0, 0, 0, true, false, false, EC_SOFTWARE_BREAKPOINT 284); 285template<> ArmFault::FaultVals ArmFaultVals<ArmSev>::vals( 286 // Some dummy values 287 "ArmSev Flush", 0x000, 0x000, 0x000, 0x000, 0x000, MODE_SVC, 288 0, 0, 0, 0, false, true, true, EC_UNKNOWN 289); | 264template<> ArmFault::FaultVals ArmFaultVals<SupervisorTrap>::vals( 265 // Some dummy values (SupervisorTrap is AArch64-only) 266 "Supervisor Trap", 0x014, 0x000, 0x200, 0x400, 0x600, MODE_SVC, 267 0, 0, 0, 0, false, false, false, EC_UNKNOWN 268); 269template<> ArmFault::FaultVals ArmFaultVals<PCAlignmentFault>::vals( 270 // Some dummy values (PCAlignmentFault is AArch64-only) 271 "PC Alignment Fault", 0x000, 0x000, 0x200, 0x400, 0x600, MODE_SVC, --- 14 unchanged lines hidden (view full) --- 286 "Software Breakpoint", 0x000, 0x000, 0x200, 0x400, 0x600, MODE_SVC, 287 0, 0, 0, 0, true, false, false, EC_SOFTWARE_BREAKPOINT 288); 289template<> ArmFault::FaultVals ArmFaultVals<ArmSev>::vals( 290 // Some dummy values 291 "ArmSev Flush", 0x000, 0x000, 0x000, 0x000, 0x000, MODE_SVC, 292 0, 0, 0, 0, false, true, true, EC_UNKNOWN 293); |
290template<> ArmFault::FaultVals ArmFaultVals<IllegalInstSetStateFault>::vals( 291 // Some dummy values (SPAlignmentFault is AArch64-only) 292 "Illegal Inst Set State Fault", 0x000, 0x000, 0x200, 0x400, 0x600, MODE_SVC, 293 0, 0, 0, 0, true, false, false, EC_ILLEGAL_INST 294); | |
295 296Addr 297ArmFault::getVector(ThreadContext *tc) 298{ 299 Addr base; 300 301 // ARM ARM issue C B1.8.1 302 bool haveSecurity = ArmSystem::haveSecurity(tc); --- 1295 unchanged lines hidden --- | 294 295Addr 296ArmFault::getVector(ThreadContext *tc) 297{ 298 Addr base; 299 300 // ARM ARM issue C B1.8.1 301 bool haveSecurity = ArmSystem::haveSecurity(tc); --- 1295 unchanged lines hidden --- |