ArmPMU.py (12117:f50d7e4998e9) ArmPMU.py (12285:a61bab2955a8)
1# -*- mode:python -*-
2# Copyright (c) 2009-2014, 2017 ARM Limited
3# All rights reserved.
4#
5# The license below extends only to copyright in the software and shall
6# not be construed as granting a license to any other intellectual
7# property including but not limited to intellectual property relating
8# to a hardware implementation of the functionality of the software

--- 97 unchanged lines hidden (view full) ---

106 # 0x09: EXC_TAKEN
107 # 0x0A: EXC_RETURN
108 # 0x0B: CID_WRITE_RETIRED
109 self.addEventProbe(0x0C, cpu, "RetiredBranches")
110 # 0x0D: BR_IMMED_RETIRED
111 # 0x0E: BR_RETURN_RETIRED
112 # 0x0F: UNALIGEND_LDST_RETIRED
113 self.addEventProbe(0x10, bpred, "Misses")
1# -*- mode:python -*-
2# Copyright (c) 2009-2014, 2017 ARM Limited
3# All rights reserved.
4#
5# The license below extends only to copyright in the software and shall
6# not be construed as granting a license to any other intellectual
7# property including but not limited to intellectual property relating
8# to a hardware implementation of the functionality of the software

--- 97 unchanged lines hidden (view full) ---

106 # 0x09: EXC_TAKEN
107 # 0x0A: EXC_RETURN
108 # 0x0B: CID_WRITE_RETIRED
109 self.addEventProbe(0x0C, cpu, "RetiredBranches")
110 # 0x0D: BR_IMMED_RETIRED
111 # 0x0E: BR_RETURN_RETIRED
112 # 0x0F: UNALIGEND_LDST_RETIRED
113 self.addEventProbe(0x10, bpred, "Misses")
114 self.addEventProbe(0x11, cpu, "Cycles")
114 self.addEventProbe(0x11, cpu, "ActiveCycles")
115 self.addEventProbe(0x12, bpred, "Branches")
116 self.addEventProbe(0x13, cpu, "RetiredLoads", "RetiredStores")
117 # 0x14: L1I_CACHE
118 # 0x15: L1D_CACHE_WB
119 # 0x16: L2D_CACHE
120 # 0x17: L2D_CACHE_REFILL
121 # 0x18: L2D_CACHE_WB
122 # 0x19: BUS_ACCESS

--- 27 unchanged lines hidden ---
115 self.addEventProbe(0x12, bpred, "Branches")
116 self.addEventProbe(0x13, cpu, "RetiredLoads", "RetiredStores")
117 # 0x14: L1I_CACHE
118 # 0x15: L1D_CACHE_WB
119 # 0x16: L2D_CACHE
120 # 0x17: L2D_CACHE_REFILL
121 # 0x18: L2D_CACHE_WB
122 # 0x19: BUS_ACCESS

--- 27 unchanged lines hidden ---