utility.hh (3484:9b7ac1654430) | utility.hh (3577:605c370622b1) |
---|---|
1/* 2 * Copyright (c) 2003-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 28 unchanged lines hidden (view full) --- 37#include "arch/alpha/isa_traits.hh" 38#include "arch/alpha/regfile.hh" 39#include "base/misc.hh" 40#include "cpu/thread_context.hh" 41 42namespace AlphaISA 43{ 44 | 1/* 2 * Copyright (c) 2003-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 28 unchanged lines hidden (view full) --- 37#include "arch/alpha/isa_traits.hh" 38#include "arch/alpha/regfile.hh" 39#include "base/misc.hh" 40#include "cpu/thread_context.hh" 41 42namespace AlphaISA 43{ 44 |
45 static inline bool 46 inUserMode(ThreadContext *tc) 47 { 48 return (tc->readMiscReg(AlphaISA::IPR_DTB_CM) & 0x18) != 0; 49 } 50 |
|
45 static inline ExtMachInst 46 makeExtMI(MachInst inst, Addr pc) { 47#if FULL_SYSTEM 48 ExtMachInst ext_inst = inst; 49 if (pc && 0x1) 50 return ext_inst|=(static_cast<ExtMachInst>(pc & 0x1) << 32); 51 else 52 return ext_inst; --- 108 unchanged lines hidden --- | 51 static inline ExtMachInst 52 makeExtMI(MachInst inst, Addr pc) { 53#if FULL_SYSTEM 54 ExtMachInst ext_inst = inst; 55 if (pc && 0x1) 56 return ext_inst|=(static_cast<ExtMachInst>(pc & 0x1) << 32); 57 else 58 return ext_inst; --- 108 unchanged lines hidden --- |