44a45
> using namespace AlphaISA;
46,47d46
< using namespace LittleEndianGuest;
<
70,71c69,70
< pal->loadSections(&functionalPort, AlphaISA::LoadAddrMask);
< console->loadSections(&functionalPort, AlphaISA::LoadAddrMask);
---
> pal->loadSections(&functionalPort, LoadAddrMask);
> console->loadSections(&functionalPort, LoadAddrMask);
175c174
< uint32_t i2 = virtPort.read<uint32_t>(addr + sizeof(AlphaISA::MachInst));
---
> uint32_t i2 = virtPort.read<uint32_t>(addr + sizeof(MachInst));
179c178
< Addr new_addr = addr + 2* sizeof(AlphaISA::MachInst);
---
> Addr new_addr = addr + 2* sizeof(MachInst);
193c192
< virtPort.write(addr, htog(AlphaISA::Phys2K0Seg(access)));
---
> virtPort.write(addr, htog(Phys2K0Seg(access)));