registers.hh (13338:c59f7e47e31d) registers.hh (13556:9f57bb56153a)
1/*
2 * Copyright (c) 2003-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 31 unchanged lines hidden (view full) ---

40namespace AlphaISA {
41
42using AlphaISAInst::MaxInstSrcRegs;
43using AlphaISAInst::MaxInstDestRegs;
44
45// Locked read/write flags are can't be detected by the ISA parser
46const int MaxMiscDestRegs = AlphaISAInst::MaxMiscDestRegs + 1;
47
1/*
2 * Copyright (c) 2003-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 31 unchanged lines hidden (view full) ---

40namespace AlphaISA {
41
42using AlphaISAInst::MaxInstSrcRegs;
43using AlphaISAInst::MaxInstDestRegs;
44
45// Locked read/write flags are can't be detected by the ISA parser
46const int MaxMiscDestRegs = AlphaISAInst::MaxMiscDestRegs + 1;
47
48typedef uint64_t IntReg;
48typedef RegVal IntReg;
49
50// floating point register file entry type
49
50// floating point register file entry type
51typedef double FloatReg;
52typedef uint64_t FloatRegBits;
51typedef FloatRegVal FloatReg;
52typedef RegVal FloatRegBits;
53
54// control register file contents
53
54// control register file contents
55typedef uint64_t MiscReg;
55typedef RegVal MiscReg;
56
57// dummy typedef since we don't have CC regs
58typedef uint8_t CCReg;
59
60// dummy typedefs since we don't have vector regs
61constexpr unsigned NumVecElemPerVecReg = 2;
62using VecElem = uint32_t;
63using VecReg = ::VecRegT<VecElem, NumVecElemPerVecReg, false>;

--- 45 unchanged lines hidden --- 		56
57// dummy typedef since we don't have CC regs
58typedef uint8_t CCReg;
59
60// dummy typedefs since we don't have vector regs
61constexpr unsigned NumVecElemPerVecReg = 2;
62using VecElem = uint32_t;
63using VecReg = ::VecRegT<VecElem, NumVecElemPerVecReg, false>;

--- 45 unchanged lines hidden ---