locked_mem.hh (4172:141705d83494) | locked_mem.hh (5569:baeee670d4ce) |
---|---|
1/* 2 * Copyright (c) 2006 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 35 unchanged lines hidden (view full) --- 44 * after the address translation has been performed to allow the ISA 45 * to do these manipulations based on the physical address. 46 */ 47 48#include "arch/alpha/miscregfile.hh" 49#include "base/misc.hh" 50#include "mem/request.hh" 51 | 1/* 2 * Copyright (c) 2006 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 35 unchanged lines hidden (view full) --- 44 * after the address translation has been performed to allow the ISA 45 * to do these manipulations based on the physical address. 46 */ 47 48#include "arch/alpha/miscregfile.hh" 49#include "base/misc.hh" 50#include "mem/request.hh" 51 |
52namespace AlphaISA { |
|
52 | 53 |
53namespace AlphaISA 54{ | |
55template <class XC> 56inline void 57handleLockedRead(XC *xc, Request *req) 58{ 59 xc->setMiscRegNoEffect(MISCREG_LOCKADDR, req->getPaddr() & ~0xf); 60 xc->setMiscRegNoEffect(MISCREG_LOCKFLAG, true); 61} 62 --- 31 unchanged lines hidden (view full) --- 94 // store conditional failed already, so don't issue it to mem 95 return false; 96 } 97 } 98 99 return true; 100} 101 | 54template <class XC> 55inline void 56handleLockedRead(XC *xc, Request *req) 57{ 58 xc->setMiscRegNoEffect(MISCREG_LOCKADDR, req->getPaddr() & ~0xf); 59 xc->setMiscRegNoEffect(MISCREG_LOCKFLAG, true); 60} 61 --- 31 unchanged lines hidden (view full) --- 93 // store conditional failed already, so don't issue it to mem 94 return false; 95 } 96 } 97 98 return true; 99} 100 |
102 | |
103} // namespace AlphaISA 104 | 101} // namespace AlphaISA 102 |
105#endif | 103#endif // __ARCH_ALPHA_LOCKED_MEM_HH__ |