mem.isa (8442:b1f3dfae06f1) | mem.isa (8607:5fb918115c07) |
---|---|
1// -*- mode:c++ -*- 2 3// Copyright (c) 2003-2005 The Regents of The University of Michigan 4// All rights reserved. 5// 6// Redistribution and use in source and binary forms, with or without 7// modification, are permitted provided that the following conditions are 8// met: redistributions of source code must retain the above copyright --- 374 unchanged lines hidden (view full) --- 383 } 384}}; 385 386 387def template MiscExecute {{ 388 Fault %(class_name)s::execute(%(CPU_exec_context)s *xc, 389 Trace::InstRecord *traceData) const 390 { | 1// -*- mode:c++ -*- 2 3// Copyright (c) 2003-2005 The Regents of The University of Michigan 4// All rights reserved. 5// 6// Redistribution and use in source and binary forms, with or without 7// modification, are permitted provided that the following conditions are 8// met: redistributions of source code must retain the above copyright --- 374 unchanged lines hidden (view full) --- 383 } 384}}; 385 386 387def template MiscExecute {{ 388 Fault %(class_name)s::execute(%(CPU_exec_context)s *xc, 389 Trace::InstRecord *traceData) const 390 { |
391 Addr EA; | 391 Addr EA M5_VAR_USED; |
392 Fault fault = NoFault; 393 394 %(fp_enable_check)s; 395 %(op_decl)s; 396 %(op_rd)s; 397 %(ea_code)s; 398 399 warn_once("Prefetch instructions in Alpha do not do anything\n"); --- 174 unchanged lines hidden --- | 392 Fault fault = NoFault; 393 394 %(fp_enable_check)s; 395 %(op_decl)s; 396 %(op_rd)s; 397 %(ea_code)s; 398 399 warn_once("Prefetch instructions in Alpha do not do anything\n"); --- 174 unchanged lines hidden --- |