main.isa (5568:d14250d688d2) | main.isa (5639:67cc7f0427e7) |
---|---|
1// -*- mode:c++ -*- 2 3// Copyright (c) 2003-2005 The Regents of The University of Michigan 4// All rights reserved. 5// 6// Redistribution and use in source and binary forms, with or without 7// modification, are permitted provided that the following conditions are 8// met: redistributions of source code must retain the above copyright --- 55 unchanged lines hidden (view full) --- 64 65using namespace AlphaISA; 66}}; 67 68output exec {{ 69#include <math.h> 70 71#if FULL_SYSTEM | 1// -*- mode:c++ -*- 2 3// Copyright (c) 2003-2005 The Regents of The University of Michigan 4// All rights reserved. 5// 6// Redistribution and use in source and binary forms, with or without 7// modification, are permitted provided that the following conditions are 8// met: redistributions of source code must retain the above copyright --- 55 unchanged lines hidden (view full) --- 64 65using namespace AlphaISA; 66}}; 67 68output exec {{ 69#include <math.h> 70 71#if FULL_SYSTEM |
72#include "arch/alpha/kernel_stats.hh" |
|
72#include "sim/pseudo_inst.hh" 73#endif 74#include "arch/alpha/ipr.hh" 75#include "base/fenv.hh" 76#include "config/ss_compatible_fp.hh" 77#include "cpu/base.hh" 78#include "cpu/exetrace.hh" 79#include "mem/packet.hh" --- 102 unchanged lines hidden (view full) --- 182 'Fa': ('FloatReg', 'df', 'FA', 'IsFloating', 1), 183 'Fb': ('FloatReg', 'df', 'FB', 'IsFloating', 2), 184 'Fc': ('FloatReg', 'df', 'FC', 'IsFloating', 3), 185 'Mem': ('Mem', 'uq', None, ('IsMemRef', 'IsLoad', 'IsStore'), 4), 186 'NPC': ('NPC', 'uq', None, ( None, None, 'IsControl' ), 4), 187 'Runiq': ('ControlReg', 'uq', 'MISCREG_UNIQ', None, 1), 188 'FPCR': ('ControlReg', 'uq', 'MISCREG_FPCR', None, 1), 189 'IntrFlag': ('ControlReg', 'uq', 'MISCREG_INTR', None, 1), | 73#include "sim/pseudo_inst.hh" 74#endif 75#include "arch/alpha/ipr.hh" 76#include "base/fenv.hh" 77#include "config/ss_compatible_fp.hh" 78#include "cpu/base.hh" 79#include "cpu/exetrace.hh" 80#include "mem/packet.hh" --- 102 unchanged lines hidden (view full) --- 183 'Fa': ('FloatReg', 'df', 'FA', 'IsFloating', 1), 184 'Fb': ('FloatReg', 'df', 'FB', 'IsFloating', 2), 185 'Fc': ('FloatReg', 'df', 'FC', 'IsFloating', 3), 186 'Mem': ('Mem', 'uq', None, ('IsMemRef', 'IsLoad', 'IsStore'), 4), 187 'NPC': ('NPC', 'uq', None, ( None, None, 'IsControl' ), 4), 188 'Runiq': ('ControlReg', 'uq', 'MISCREG_UNIQ', None, 1), 189 'FPCR': ('ControlReg', 'uq', 'MISCREG_FPCR', None, 1), 190 'IntrFlag': ('ControlReg', 'uq', 'MISCREG_INTR', None, 1), |
191 'ExcAddr': ('ControlReg', 'uq', 'IPR_EXC_ADDR', None, 1), |
|
190 # The next two are hacks for non-full-system call-pal emulation 191 'R0': ('IntReg', 'uq', '0', None, 1), 192 'R16': ('IntReg', 'uq', '16', None, 1), 193 'R17': ('IntReg', 'uq', '17', None, 1), 194 'R18': ('IntReg', 'uq', '18', None, 1) 195}}; 196 197//////////////////////////////////////////////////////////////////// --- 265 unchanged lines hidden --- | 192 # The next two are hacks for non-full-system call-pal emulation 193 'R0': ('IntReg', 'uq', '0', None, 1), 194 'R16': ('IntReg', 'uq', '16', None, 1), 195 'R17': ('IntReg', 'uq', '17', None, 1), 196 'R18': ('IntReg', 'uq', '18', None, 1) 197}}; 198 199//////////////////////////////////////////////////////////////////// --- 265 unchanged lines hidden --- |