1/* 2 * Copyright (c) 2003-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 21 unchanged lines hidden (view full) --- 30 */ 31 32#include "arch/alpha/ev5.hh" 33#include "arch/alpha/faults.hh" 34#include "arch/alpha/tlb.hh" 35#include "base/trace.hh" 36#include "cpu/base.hh" 37#include "cpu/thread_context.hh" |
38#include "mem/page_table.hh" 39#include "sim/process.hh" |
40#include "sim/full_system.hh" |
41 42namespace AlphaISA { 43 44FaultName MachineCheckFault::_name = "mchk"; 45FaultVect MachineCheckFault::_vect = 0x0401; 46FaultStat MachineCheckFault::_count; 47 48FaultName AlignmentFault::_name = "unalign"; --- 51 unchanged lines hidden (view full) --- 100FaultName PalFault::_name = "pal"; 101FaultVect PalFault::_vect = 0x2001; 102FaultStat PalFault::_count; 103 104FaultName IntegerOverflowFault::_name = "intover"; 105FaultVect IntegerOverflowFault::_vect = 0x0501; 106FaultStat IntegerOverflowFault::_count; 107 |
108void 109AlphaFault::invoke(ThreadContext *tc, StaticInstPtr inst) 110{ 111 FaultBase::invoke(tc); |
112 if (!FullSystem) 113 return; |
114 countStat()++; 115 116 PCState pc = tc->pcState(); 117 118 // exception restart address 119 if (setRestartAddress() || !(pc.pc() & 0x3)) 120 tc->setMiscRegNoEffect(IPR_EXC_ADDR, pc.pc()); 121 --- 6 unchanged lines hidden (view full) --- 128 pc.set(tc->readMiscRegNoEffect(IPR_PAL_BASE) + vect()); 129 tc->pcState(pc); 130} 131 132void 133ArithmeticFault::invoke(ThreadContext *tc, StaticInstPtr inst) 134{ 135 FaultBase::invoke(tc); |
136 if (!FullSystem) 137 return; |
138 panic("Arithmetic traps are unimplemented!"); 139} 140 141void 142DtbFault::invoke(ThreadContext *tc, StaticInstPtr inst) 143{ |
144 if (FullSystem) { 145 // Set fault address and flags. Even though we're modeling an 146 // EV5, we use the EV6 technique of not latching fault registers 147 // on VPTE loads (instead of locking the registers until IPR_VA is 148 // read, like the EV5). The EV6 approach is cleaner and seems to 149 // work with EV5 PAL code, but not the other way around. 150 if (!tc->misspeculating() && 151 reqFlags.noneSet(Request::VPTE | Request::PREFETCH)) { 152 // set VA register with faulting address 153 tc->setMiscRegNoEffect(IPR_VA, vaddr); |
154 |
155 // set MM_STAT register flags 156 MachInst machInst = inst->machInst; 157 tc->setMiscRegNoEffect(IPR_MM_STAT, 158 (((Opcode(machInst) & 0x3f) << 11) | 159 ((Ra(machInst) & 0x1f) << 6) | 160 (flags & 0x3f))); |
161 |
162 // set VA_FORM register with faulting formatted address 163 tc->setMiscRegNoEffect(IPR_VA_FORM, 164 tc->readMiscRegNoEffect(IPR_MVPTBR) | (vaddr.vpn() << 3)); 165 } |
166 } 167 168 AlphaFault::invoke(tc); 169} 170 171void 172ItbFault::invoke(ThreadContext *tc, StaticInstPtr inst) 173{ |
174 if (FullSystem) { 175 if (!tc->misspeculating()) { 176 tc->setMiscRegNoEffect(IPR_ITB_TAG, pc); 177 tc->setMiscRegNoEffect(IPR_IFAULT_VA_FORM, 178 tc->readMiscRegNoEffect(IPR_IVPTBR) | (VAddr(pc).vpn() << 3)); 179 } |
180 } 181 182 AlphaFault::invoke(tc); 183} 184 |
185void 186ItbPageFault::invoke(ThreadContext *tc, StaticInstPtr inst) 187{ |
188 if (FullSystem) { 189 ItbFault::invoke(tc); |
190 } else { |
191 Process *p = tc->getProcessPtr(); 192 TlbEntry entry; 193 bool success = p->pTable->lookup(pc, entry); 194 if (!success) { 195 panic("Tried to execute unmapped address %#x.\n", pc); 196 } else { 197 VAddr vaddr(pc); 198 tc->getITBPtr()->insert(vaddr.page(), entry); 199 } |
200 } 201} 202 203void 204NDtbMissFault::invoke(ThreadContext *tc, StaticInstPtr inst) 205{ |
206 if (FullSystem) { 207 DtbFault::invoke(tc, inst); |
208 } else { |
209 Process *p = tc->getProcessPtr(); 210 TlbEntry entry; 211 bool success = p->pTable->lookup(vaddr, entry); 212 if (!success) { 213 if (p->fixupStackFault(vaddr)) 214 success = p->pTable->lookup(vaddr, entry); 215 } 216 if (!success) { 217 panic("Tried to access unmapped address %#x.\n", (Addr)vaddr); 218 } else { 219 tc->getDTBPtr()->insert(vaddr.page(), entry); 220 } |
221 } 222} 223 |
224} // namespace AlphaISA 225 |