ev5.cc (12406:86bde4a026b5) | ev5.cc (12486:11a4ed46a2bb) |
---|---|
1/* 2 * Copyright (c) 2002-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 289 unchanged lines hidden (view full) --- 298 case IPR_DTB_CM: 299 if (val & 0x18) { 300 if (tc->getKernelStats()) 301 tc->getKernelStats()->mode(Kernel::user, tc); 302 } else { 303 if (tc->getKernelStats()) 304 tc->getKernelStats()->mode(Kernel::kernel, tc); 305 } | 1/* 2 * Copyright (c) 2002-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 289 unchanged lines hidden (view full) --- 298 case IPR_DTB_CM: 299 if (val & 0x18) { 300 if (tc->getKernelStats()) 301 tc->getKernelStats()->mode(Kernel::user, tc); 302 } else { 303 if (tc->getKernelStats()) 304 tc->getKernelStats()->mode(Kernel::kernel, tc); 305 } |
306 M5_FALLTHROUGH; |
|
306 307 case IPR_ICM: 308 // only write two mode bits - processor mode 309 ipr[idx] = val & 0x18; 310 break; 311 312 case IPR_ALT_MODE: 313 // only write two mode bits - processor mode --- 215 unchanged lines hidden --- | 307 308 case IPR_ICM: 309 // only write two mode bits - processor mode 310 ipr[idx] = val & 0x18; 311 break; 312 313 case IPR_ALT_MODE: 314 // only write two mode bits - processor mode --- 215 unchanged lines hidden --- |