Ruby.py (12065:e3e51756dfef) | Ruby.py (12066:a4fd03c9ca5a) |
---|---|
1# Copyright (c) 2012, 2017 ARM Limited 2# All rights reserved. 3# 4# The license below extends only to copyright in the software and shall 5# not be construed as granting a license to any other intellectual 6# property including but not limited to intellectual property relating 7# to a hardware implementation of the functionality of the software 8# licensed hereunder. You may use the software subject to the license --- 217 unchanged lines hidden (view full) --- 226 exec("ruby_system.dir_cntrl%d = dir_cntrl" % i) 227 dir_cntrl_nodes.append(dir_cntrl) 228 return dir_cntrl_nodes 229 230def send_evicts(options): 231 # currently, 2 scenarios warrant forwarding evictions to the CPU: 232 # 1. The O3 model must keep the LSQ coherent with the caches 233 # 2. The x86 mwait instruction is built on top of coherence invalidations | 1# Copyright (c) 2012, 2017 ARM Limited 2# All rights reserved. 3# 4# The license below extends only to copyright in the software and shall 5# not be construed as granting a license to any other intellectual 6# property including but not limited to intellectual property relating 7# to a hardware implementation of the functionality of the software 8# licensed hereunder. You may use the software subject to the license --- 217 unchanged lines hidden (view full) --- 226 exec("ruby_system.dir_cntrl%d = dir_cntrl" % i) 227 dir_cntrl_nodes.append(dir_cntrl) 228 return dir_cntrl_nodes 229 230def send_evicts(options): 231 # currently, 2 scenarios warrant forwarding evictions to the CPU: 232 # 1. The O3 model must keep the LSQ coherent with the caches 233 # 2. The x86 mwait instruction is built on top of coherence invalidations |
234 if options.cpu_type == "DerivO3CPU" or buildEnv['TARGET_ISA'] == 'x86': | 234 # 3. The local exclusive monitor in ARM systems 235 if options.cpu_type == "DerivO3CPU" or \ 236 buildEnv['TARGET_ISA'] in ('x86', 'arm'): |
235 return True 236 return False | 237 return True 238 return False |