MOESI_hammer.py (12976:125099a94768) MOESI_hammer.py (13731:67cd980cb20f)
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# Copyright (c) 2009 Advanced Micro Devices, Inc.
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions are
7# met: redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer;

--- 60 unchanged lines hidden (view full) ---

69 dma_cntrl_nodes = []
70
71 #
72 # Must create the individual controllers before the network to ensure the
73 # controller constructors are called before the network constructor
74 #
75 block_size_bits = int(math.log(options.cacheline_size, 2))
76
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# Copyright (c) 2009 Advanced Micro Devices, Inc.
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions are
7# met: redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer;

--- 60 unchanged lines hidden (view full) ---

69 dma_cntrl_nodes = []
70
71 #
72 # Must create the individual controllers before the network to ensure the
73 # controller constructors are called before the network constructor
74 #
75 block_size_bits = int(math.log(options.cacheline_size, 2))
76
77 for i in xrange(options.num_cpus):
77 for i in range(options.num_cpus):
78 #
79 # First create the Ruby objects associated with this cpu
80 #
81 l1i_cache = L1Cache(size = options.l1i_size,
82 assoc = options.l1i_assoc,
83 start_index_bit = block_size_bits,
84 is_icache = True)
85 l1d_cache = L1Cache(size = options.l1d_size,

--- 176 unchanged lines hidden --- 		78 #
79 # First create the Ruby objects associated with this cpu
80 #
81 l1i_cache = L1Cache(size = options.l1i_size,
82 assoc = options.l1i_assoc,
83 start_index_bit = block_size_bits,
84 is_icache = True)
85 l1d_cache = L1Cache(size = options.l1d_size,

--- 176 unchanged lines hidden ---