MOESI_hammer.py (12598:b80b2d9a251b) MOESI_hammer.py (12976:125099a94768)
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# Copyright (c) 2009 Advanced Micro Devices, Inc.
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions are
7# met: redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer;

--- 160 unchanged lines hidden (view full) ---

169 # Run each of the ruby memory controllers at a ratio of the frequency of
170 # the ruby system
171 # clk_divider value is a fix to pass regression.
172 ruby_system.memctrl_clk_domain = DerivedClockDomain(
173 clk_domain=ruby_system.clk_domain,
174 clk_divider=3)
175
176 mem_dir_cntrl_nodes, rom_dir_cntrl_node = create_directories(
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# Copyright (c) 2009 Advanced Micro Devices, Inc.
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions are
7# met: redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer;

--- 160 unchanged lines hidden (view full) ---

169 # Run each of the ruby memory controllers at a ratio of the frequency of
170 # the ruby system
171 # clk_divider value is a fix to pass regression.
172 ruby_system.memctrl_clk_domain = DerivedClockDomain(
173 clk_domain=ruby_system.clk_domain,
174 clk_divider=3)
175
176 mem_dir_cntrl_nodes, rom_dir_cntrl_node = create_directories(
177 options, system.mem_ranges, bootmem, ruby_system, system)
177 options, bootmem, ruby_system, system)
178 dir_cntrl_nodes = mem_dir_cntrl_nodes[:]
179 if rom_dir_cntrl_node is not None:
180 dir_cntrl_nodes.append(rom_dir_cntrl_node)
181 for dir_cntrl in dir_cntrl_nodes:
182 pf = ProbeFilter(size = pf_size, assoc = 4,
183 start_index_bit = pf_start_bit)
184
185 dir_cntrl.probeFilter = pf

--- 76 unchanged lines hidden --- 		178 dir_cntrl_nodes = mem_dir_cntrl_nodes[:]
179 if rom_dir_cntrl_node is not None:
180 dir_cntrl_nodes.append(rom_dir_cntrl_node)
181 for dir_cntrl in dir_cntrl_nodes:
182 pf = ProbeFilter(size = pf_size, assoc = 4,
183 start_index_bit = pf_start_bit)
184
185 dir_cntrl.probeFilter = pf

--- 76 unchanged lines hidden ---