1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# Copyright (c) 2009 Advanced Micro Devices, Inc.
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions are
7# met: redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer;

--- 105 unchanged lines hidden (view full) ---

114 clk_domain=system.cpu[i].clk_domain,
115 ruby_system = ruby_system)
116
117 l1_cntrl.sequencer = cpu_seq
118 if options.recycle_latency:
119 l1_cntrl.recycle_latency = options.recycle_latency
120
121 exec("ruby_system.l1_cntrl%d = l1_cntrl" % i)
122 #
123 # Add controllers and sequencers to the appropriate lists
124 #
125 cpu_sequencers.append(cpu_seq)
126 l1_cntrl_nodes.append(l1_cntrl)
127
128 phys_mem_size = sum(map(lambda r: r.size(), system.mem_ranges))
129 assert(phys_mem_size % options.num_dirs == 0)
130 mem_module_size = phys_mem_size / options.num_dirs
131
132 #
133 # determine size and index bits for probe filter
134 # By default, the probe filter size is configured to be twice the
135 # size of the L2 cache.

--- 57 unchanged lines hidden (view full) ---

193 ruby_system = ruby_system)
194
195 if options.recycle_latency:
196 dir_cntrl.recycle_latency = options.recycle_latency
197
198 exec("ruby_system.dir_cntrl%d = dir_cntrl" % i)
199 dir_cntrl_nodes.append(dir_cntrl)
200
201 for i, dma_port in enumerate(dma_ports):
202 #
203 # Create the Ruby objects associated with the dma controller
204 #
205 dma_seq = DMASequencer(version = i,
206 ruby_system = ruby_system)
207
208 dma_cntrl = DMA_Controller(version = i,
209 dma_sequencer = dma_seq,
210 transitions_per_cycle = options.ports,
211 ruby_system = ruby_system)
212
213 exec("ruby_system.dma_cntrl%d = dma_cntrl" % i)
214 exec("ruby_system.dma_cntrl%d.dma_sequencer.slave = dma_port" % i)
215 dma_cntrl_nodes.append(dma_cntrl)
216
217 if options.recycle_latency:
218 dma_cntrl.recycle_latency = options.recycle_latency
219
220 all_cntrls = l1_cntrl_nodes + dir_cntrl_nodes + dma_cntrl_nodes
221 topology = create_topology(all_cntrls, options)
222
223 return (cpu_sequencers, dir_cntrl_nodes, topology)