1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# Copyright (c) 2009 Advanced Micro Devices, Inc.
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions are
7# met: redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer;

--- 13 unchanged lines hidden (view full) ---

22# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27#
28# Authors: Brad Beckmann
29
30import math
31import m5
32from m5.objects import *
33from m5.defines import buildEnv
34
35#
36# Note: the L1 Cache latency is only used by the sequencer on fast path hits
37#
38class L1Cache(RubyCache):
39 latency = 2
40
41#
42# Note: the L2 Cache latency is not currently used
43#
44class L2Cache(RubyCache):
45 latency = 10
46
47#
48# Probe filter is a cache, latency is not used
49#
50class ProbeFilter(RubyCache):
51 latency = 1
52
53def define_options(parser):
54 parser.add_option("--allow-atomic-migration", action="store_true",
55 help="allow migratory sharing for atomic only accessed blocks")
56 parser.add_option("--pf-on", action="store_true",
57 help="Hammer: enable Probe Filter")
58
59def create_system(options, system, piobus, dma_devices):
60
61 if buildEnv['PROTOCOL'] != 'MOESI_hammer':
62 panic("This script requires the MOESI_hammer protocol to be built.")
63
64 cpu_sequencers = []
65
66 #

--- 44 unchanged lines hidden (view full) ---

111 #
112 cpu_sequencers.append(cpu_seq)
113 l1_cntrl_nodes.append(l1_cntrl)
114
115 phys_mem_size = long(system.physmem.range.second) - \
116 long(system.physmem.range.first) + 1
117 mem_module_size = phys_mem_size / options.num_dirs
118
119 #
120 # determine size and index bits for probe filter
121 # By default, the probe filter size is configured to be twice the
122 # size of the L2 cache.
123 #
124 pf_size = MemorySize(options.l2_size)
125 pf_size.value = pf_size.value * 2
126 dir_bits = int(math.log(options.num_dirs, 2))
127 pf_bits = int(math.log(pf_size.value, 2))
128 if options.numa_high_bit:
129 if options.numa_high_bit > 0:
130 # if numa high bit explicitly set, make sure it does not overlap
131 # with the probe filter index
132 assert(options.numa_high_bit - dir_bits > pf_bits)
133
134 # set the probe filter start bit to just above the block offset
135 pf_start_bit = 6
136 else:
137 if dir_bits > 0:
138 pf_start_bit = dir_bits + 5
139 else:
140 pf_start_bit = 6
141
142 for i in xrange(options.num_dirs):
143 #
144 # Create the Ruby objects associated with the directory controller
145 #
146
147 mem_cntrl = RubyMemoryControl(version = i)
148
149 dir_size = MemorySize('0B')
150 dir_size.value = mem_module_size
151
152 pf = ProbeFilter(size = pf_size, assoc = 4)
153
154 dir_cntrl = Directory_Controller(version = i,
155 directory = \
156 RubyDirectoryMemory( \
157 version = i,
158 size = dir_size,
159 use_map = options.use_map,
160 map_levels = \
161 options.map_levels),
162 probeFilter = pf,
163 memBuffer = mem_cntrl,
164 probe_filter_enabled = \
165 options.pf_on)
166
167 exec("system.dir_cntrl%d = dir_cntrl" % i)
168 dir_cntrl_nodes.append(dir_cntrl)
169
170 for i, dma_device in enumerate(dma_devices):
171 #
172 # Create the Ruby objects associated with the dma controller
173 #

--- 18 unchanged lines hidden ---