se.py (10803:a91eb7b4a442) se.py (11088:d322dd2e2b2d)
1# Copyright (c) 2012-2013 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 227 unchanged lines hidden (view full) ---

236 system.cpu[i].addSimPointProbe(options.simpoint_interval)
237
238 if options.checker:
239 system.cpu[i].addCheckerCpu()
240
241 system.cpu[i].createThreads()
242
243if options.ruby:
1# Copyright (c) 2012-2013 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 227 unchanged lines hidden (view full) ---

236 system.cpu[i].addSimPointProbe(options.simpoint_interval)
237
238 if options.checker:
239 system.cpu[i].addCheckerCpu()
240
241 system.cpu[i].createThreads()
242
243if options.ruby:
244 if not (options.cpu_type == "detailed" or options.cpu_type == "timing"):
245 print >> sys.stderr, "Ruby requires TimingSimpleCPU or O3CPU!!"
244 if options.cpu_type == "atomic" or options.cpu_type == "AtomicSimpleCPU":
245 print >> sys.stderr, "Ruby does not work with atomic cpu!!"
246 sys.exit(1)
247
248 Ruby.create_system(options, False, system)
249 assert(options.num_cpus == len(system.ruby._cpu_ports))
250
251 system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
252 voltage_domain = system.voltage_domain)
253 for i in xrange(np):

--- 25 unchanged lines hidden ---
246 sys.exit(1)
247
248 Ruby.create_system(options, False, system)
249 assert(options.num_cpus == len(system.ruby._cpu_ports))
250
251 system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
252 voltage_domain = system.voltage_domain)
253 for i in xrange(np):

--- 25 unchanged lines hidden ---