Simulation.py (9665:6dbdeee787cc) Simulation.py (9793:6e6cefc1db1f)
1# Copyright (c) 2012 ARM Limited
1# Copyright (c) 2012-2013 ARM Limited
2# All rights reserved
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license
9# terms below provided that you ensure that this notice is replicated

--- 293 unchanged lines hidden (view full) ---

303 switch_cpus = [cpu_class(switched_out=True, cpu_id=(i))
304 for i in xrange(np)]
305
306 for i in xrange(np):
307 if options.fast_forward:
308 testsys.cpu[i].max_insts_any_thread = int(options.fast_forward)
309 switch_cpus[i].system = testsys
310 switch_cpus[i].workload = testsys.cpu[i].workload
2# All rights reserved
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license
9# terms below provided that you ensure that this notice is replicated

--- 293 unchanged lines hidden (view full) ---

303 switch_cpus = [cpu_class(switched_out=True, cpu_id=(i))
304 for i in xrange(np)]
305
306 for i in xrange(np):
307 if options.fast_forward:
308 testsys.cpu[i].max_insts_any_thread = int(options.fast_forward)
309 switch_cpus[i].system = testsys
310 switch_cpus[i].workload = testsys.cpu[i].workload
311 switch_cpus[i].clock = testsys.cpu[i].clock
311 switch_cpus[i].clk_domain = testsys.cpu[i].clk_domain
312 # simulation period
313 if options.maxinsts:
314 switch_cpus[i].max_insts_any_thread = options.maxinsts
315 # Add checker cpu if selected
316 if options.checker:
317 switch_cpus[i].addCheckerCpu()
318
319 testsys.switch_cpus = switch_cpus

--- 10 unchanged lines hidden (view full) ---

330 sys.exit(1)
331
332 repeat_switch_cpus = [switch_class(switched_out=True, \
333 cpu_id=(i)) for i in xrange(np)]
334
335 for i in xrange(np):
336 repeat_switch_cpus[i].system = testsys
337 repeat_switch_cpus[i].workload = testsys.cpu[i].workload
312 # simulation period
313 if options.maxinsts:
314 switch_cpus[i].max_insts_any_thread = options.maxinsts
315 # Add checker cpu if selected
316 if options.checker:
317 switch_cpus[i].addCheckerCpu()
318
319 testsys.switch_cpus = switch_cpus

--- 10 unchanged lines hidden (view full) ---

330 sys.exit(1)
331
332 repeat_switch_cpus = [switch_class(switched_out=True, \
333 cpu_id=(i)) for i in xrange(np)]
334
335 for i in xrange(np):
336 repeat_switch_cpus[i].system = testsys
337 repeat_switch_cpus[i].workload = testsys.cpu[i].workload
338 repeat_switch_cpus[i].clock = testsys.cpu[i].clock
338 repeat_switch_cpus[i].clk_domain = testsys.cpu[i].clk_domain
339
340 if options.maxinsts:
341 repeat_switch_cpus[i].max_insts_any_thread = options.maxinsts
342
343 if options.checker:
344 repeat_switch_cpus[i].addCheckerCpu()
345
346 testsys.repeat_switch_cpus = repeat_switch_cpus

--- 11 unchanged lines hidden (view full) ---

358 switch_cpus_1 = [DerivO3CPU(switched_out=True, cpu_id=(i))
359 for i in xrange(np)]
360
361 for i in xrange(np):
362 switch_cpus[i].system = testsys
363 switch_cpus_1[i].system = testsys
364 switch_cpus[i].workload = testsys.cpu[i].workload
365 switch_cpus_1[i].workload = testsys.cpu[i].workload
339
340 if options.maxinsts:
341 repeat_switch_cpus[i].max_insts_any_thread = options.maxinsts
342
343 if options.checker:
344 repeat_switch_cpus[i].addCheckerCpu()
345
346 testsys.repeat_switch_cpus = repeat_switch_cpus

--- 11 unchanged lines hidden (view full) ---

358 switch_cpus_1 = [DerivO3CPU(switched_out=True, cpu_id=(i))
359 for i in xrange(np)]
360
361 for i in xrange(np):
362 switch_cpus[i].system = testsys
363 switch_cpus_1[i].system = testsys
364 switch_cpus[i].workload = testsys.cpu[i].workload
365 switch_cpus_1[i].workload = testsys.cpu[i].workload
366 switch_cpus[i].clock = testsys.cpu[i].clock
367 switch_cpus_1[i].clock = testsys.cpu[i].clock
366 switch_cpus[i].clk_domain = testsys.cpu[i].clk_domain
367 switch_cpus_1[i].clk_domain = testsys.cpu[i].clk_domain
368
369 # if restoring, make atomic cpu simulate only a few instructions
370 if options.checkpoint_restore != None:
371 testsys.cpu[i].max_insts_any_thread = 1
372 # Fast forward to specified location if we are not restoring
373 elif options.fast_forward:
374 testsys.cpu[i].max_insts_any_thread = int(options.fast_forward)
375 # Fast forward to a simpoint (warning: time consuming)

--- 117 unchanged lines hidden --- 		368
369 # if restoring, make atomic cpu simulate only a few instructions
370 if options.checkpoint_restore != None:
371 testsys.cpu[i].max_insts_any_thread = 1
372 # Fast forward to specified location if we are not restoring
373 elif options.fast_forward:
374 testsys.cpu[i].max_insts_any_thread = int(options.fast_forward)
375 # Fast forward to a simpoint (warning: time consuming)

--- 117 unchanged lines hidden ---