1# Copyright (c) 2012-2013 ARM Limited
2# All rights reserved
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 32 unchanged lines hidden (view full) ---

41
42from __future__ import print_function
43
44import sys
45from os import getcwd
46from os.path import join as joinpath
47
48from common import CpuConfig
49from common import MemConfig
50
51import m5
52from m5.defines import buildEnv
53from m5.objects import *
54from m5.util import *
55
56addToPath('../common')

--- 416 unchanged lines hidden (view full) ---

473 testsys.cpu[i].progress_interval
474 switch_cpus[i].isa = testsys.cpu[i].isa
475 # simulation period
476 if options.maxinsts:
477 switch_cpus[i].max_insts_any_thread = options.maxinsts
478 # Add checker cpu if selected
479 if options.checker:
480 switch_cpus[i].addCheckerCpu()
481
482 # If elastic tracing is enabled attach the elastic trace probe
483 # to the switch CPUs
484 if options.elastic_trace_en:
485 CpuConfig.config_etrace(cpu_class, switch_cpus, options)
486
487 testsys.switch_cpus = switch_cpus
488 switch_cpu_list = [(testsys.cpu[i], switch_cpus[i]) for i in xrange(np)]

--- 233 unchanged lines hidden ---