1# Copyright (c) 2012-2013 ARM Limited
2# All rights reserved
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 32 unchanged lines hidden (view full) ---

41
42from __future__ import print_function
43
44import sys
45from os import getcwd
46from os.path import join as joinpath
47
48from common import CpuConfig
49from common import BPConfig
50from common import MemConfig
51
52import m5
53from m5.defines import buildEnv
54from m5.objects import *
55from m5.util import *
56
57addToPath('../common')

--- 416 unchanged lines hidden (view full) ---

474 testsys.cpu[i].progress_interval
475 switch_cpus[i].isa = testsys.cpu[i].isa
476 # simulation period
477 if options.maxinsts:
478 switch_cpus[i].max_insts_any_thread = options.maxinsts
479 # Add checker cpu if selected
480 if options.checker:
481 switch_cpus[i].addCheckerCpu()
482 if options.bp_type:
483 bpClass = BPConfig.get(options.bp_type)
484 switch_cpus[i].branchPred = bpClass()
485
486 # If elastic tracing is enabled attach the elastic trace probe
487 # to the switch CPUs
488 if options.elastic_trace_en:
489 CpuConfig.config_etrace(cpu_class, switch_cpus, options)
490
491 testsys.switch_cpus = switch_cpus
492 switch_cpu_list = [(testsys.cpu[i], switch_cpus[i]) for i in xrange(np)]

--- 233 unchanged lines hidden ---