1# Copyright (c) 2006-2008 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 71 unchanged lines hidden (view full) ---

80parser.add_option("--checkpoint-at-end", action="store_true",
81 help="take a checkpoint at end of run")
82parser.add_option("--work-begin-checkpoint-count", action="store", type="int",
83 help="checkpoint at specified work begin count")
84parser.add_option("--work-end-checkpoint-count", action="store", type="int",
85 help="checkpoint at specified work end count")
86parser.add_option("--work-cpus-checkpoint-count", action="store", type="int",
87 help="checkpoint and exit when active cpu count is reached")
88
89
90# CPU Switching - default switch model goes from a checkpoint
91# to a timing simple CPU with caches to warm up, then to detailed CPU for
92# data measurement
93parser.add_option("-s", "--standard-switch", action="store_true",
94 help="switch from timing CPU to Detailed CPU")
95parser.add_option("-w", "--warmup", action="store", type="int",

--- 19 unchanged lines hidden ---