FSConfig.py (4432:5e55857abb01) | FSConfig.py (4444:0648bdc8d1c9) |
---|---|
1# Copyright (c) 2006-2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 47 unchanged lines hidden (view full) --- 56def makeLinuxAlphaSystem(mem_mode, mdesc = None): 57 self = LinuxAlphaSystem() 58 if not mdesc: 59 # generic system 60 mdesc = SysConfig() 61 self.readfile = mdesc.script() 62 self.iobus = Bus(bus_id=0) 63 self.membus = Bus(bus_id=1) | 1# Copyright (c) 2006-2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 47 unchanged lines hidden (view full) --- 56def makeLinuxAlphaSystem(mem_mode, mdesc = None): 57 self = LinuxAlphaSystem() 58 if not mdesc: 59 # generic system 60 mdesc = SysConfig() 61 self.readfile = mdesc.script() 62 self.iobus = Bus(bus_id=0) 63 self.membus = Bus(bus_id=1) |
64 self.bridge = Bridge(fix_partial_write_b=True) | 64 self.bridge = Bridge(fix_partial_write_b=True, delay='50ns', nack_delay='4ns') |
65 self.physmem = PhysicalMemory(range = AddrRange(mdesc.mem())) 66 self.bridge.side_a = self.iobus.port 67 self.bridge.side_b = self.membus.port 68 self.physmem.port = self.membus.port 69 self.disk0 = CowIdeDisk(driveID='master') 70 self.disk2 = CowIdeDisk(driveID='master') 71 self.disk0.childImage(mdesc.disk()) 72 self.disk2.childImage(disk('linux-bigswap2.img')) --- 16 unchanged lines hidden (view full) --- 89def makeSparcSystem(mem_mode, mdesc = None): 90 self = SparcSystem() 91 if not mdesc: 92 # generic system 93 mdesc = SysConfig() 94 self.readfile = mdesc.script() 95 self.iobus = Bus(bus_id=0) 96 self.membus = Bus(bus_id=1) | 65 self.physmem = PhysicalMemory(range = AddrRange(mdesc.mem())) 66 self.bridge.side_a = self.iobus.port 67 self.bridge.side_b = self.membus.port 68 self.physmem.port = self.membus.port 69 self.disk0 = CowIdeDisk(driveID='master') 70 self.disk2 = CowIdeDisk(driveID='master') 71 self.disk0.childImage(mdesc.disk()) 72 self.disk2.childImage(disk('linux-bigswap2.img')) --- 16 unchanged lines hidden (view full) --- 89def makeSparcSystem(mem_mode, mdesc = None): 90 self = SparcSystem() 91 if not mdesc: 92 # generic system 93 mdesc = SysConfig() 94 self.readfile = mdesc.script() 95 self.iobus = Bus(bus_id=0) 96 self.membus = Bus(bus_id=1) |
97 self.bridge = Bridge() | 97 self.bridge = Bridge(fix_partial_write_b=True, delay='50ns', nack_delay='4ns') |
98 self.t1000 = T1000() 99 self.t1000.attachOnChipIO(self.membus) 100 self.t1000.attachIO(self.iobus) 101 self.physmem = PhysicalMemory(range = AddrRange(Addr('1MB'), size = '64MB'), zero = True) 102 self.physmem2 = PhysicalMemory(range = AddrRange(Addr('2GB'), size ='256MB'), zero = True) 103 self.bridge.side_a = self.iobus.port 104 self.bridge.side_b = self.membus.port 105 self.physmem.port = self.membus.port --- 30 unchanged lines hidden --- | 98 self.t1000 = T1000() 99 self.t1000.attachOnChipIO(self.membus) 100 self.t1000.attachIO(self.iobus) 101 self.physmem = PhysicalMemory(range = AddrRange(Addr('1MB'), size = '64MB'), zero = True) 102 self.physmem2 = PhysicalMemory(range = AddrRange(Addr('2GB'), size ='256MB'), zero = True) 103 self.bridge.side_a = self.iobus.port 104 self.bridge.side_b = self.membus.port 105 self.physmem.port = self.membus.port --- 30 unchanged lines hidden --- |