1# Copyright (c) 2006 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 80 unchanged lines hidden (view full) ---

89 self.bridge = Bridge()
90 self.t1000 = T1000()
91 self.t1000.attachIO(self.iobus)
92 self.physmem = PhysicalMemory(range = AddrRange(mdesc.mem()))
93 self.bridge.side_a = self.iobus.port
94 self.bridge.side_b = self.membus.port
95 self.physmem.port = self.membus.port
96 self.rom.port = self.membus.port
97 self.intrctrl = IntrControl()
98 self.mem_mode = mem_mode
99 self.kernel = binary('vmlinux')
100
101 self.reset_bin = binary('reset.bin')
102 self.hypervisor_bin = binary('q.bin')
103 self.openboot_bin = binary('openboot.bin')
104
105 return self
106
107
108def makeDualRoot(testSystem, driveSystem, dumpfile):
109 self = Root()
110 self.testsys = testSystem
111 self.drivesys = driveSystem
112 self.etherlink = EtherLink(int1 = Parent.testsys.tsunami.etherint[0],
113 int2 = Parent.drivesys.tsunami.etherint[0])
114 if dumpfile:
115 self.etherdump = EtherDump(file=dumpfile)
116 self.etherlink.dump = Parent.etherdump
117
118 self.clock = '1THz'
119 return self