Searched refs:ready (Results 1 - 25 of 267) sorted by relevance

1234567891011

/gem5/src/systemc/tests/systemc/misc/unit/control/wait_until/
H A Dtb.h44 sc_signal<bool> ready; local
51 : ready ("ready"),
52 rd1 ("RD1", TICK_P, ready),
53 wt1 ("WT1", TICK_P, ready)
H A Dwait_rdy.h48 const sc_signal<bool>& ready; // Input local
55 ready (READY)
70 do { wait(); } while (ready != 1);
H A Drdy_gen.h48 sc_signal<bool>& ready; // Output local
55 ready (READY)
69 ready.write(1);
72 << "WRITING ready = 1" << endl;
74 ready.write(0);
77 << "WRITING ready = 0" << endl;
79 ready.write(1);
82 << "WRITING ready = 1" << endl;
/gem5/src/systemc/tests/systemc/misc/unit/control/timing/
H A Dtb.h44 sc_signal<bool> ready; local
50 : ready ("ready"),
51 rd1 ("RD1", TICK_N, ready)
/gem5/src/systemc/tests/systemc/misc/communication/signals/bool/
H A Dmain.cpp45 sc_signal<bool> ready; local
48 ready = true;
52 proc1 P1( "P1", clk, ack, ready );
53 proc2 P2( "P2", clk, ready, ack );
H A Dproc1.cpp44 if( ready ) {
H A Dproc2.cpp44 if( ! ready.read() ) {
/gem5/src/systemc/tests/systemc/misc/communication/signals/float/
H A Dmain.cpp45 sc_signal<float> ready; local
48 ready = 1.0;
52 proc1 P1( "P1", clk, ack, ready );
53 proc2 P2( "P2", clk, ready, ack );
H A Dproc1.cpp44 if( ready.read() ) {
H A Dproc2.cpp44 if( ! ready .read() ) {
/gem5/src/systemc/tests/systemc/misc/communication/signals/int/
H A Dmain.cpp45 sc_signal<int> ready; local
48 ready = 1;
52 proc1 P1( "P1", clk, ack, ready );
53 proc2 P2( "P2", clk, ready, ack );
H A Dproc1.cpp44 if( ready ) {
H A Dproc2.cpp44 if( ! ready.read() ) {
/gem5/src/systemc/tests/systemc/misc/communication/signals/unsigned/
H A Dmain.cpp45 sc_signal<unsigned int> ready; local
48 ready = 1;
52 proc1 P1( "P1", clk, ack, ready );
53 proc2 P2( "P2", clk, ready, ack );
H A Dproc1.cpp43 if( ready ) {
H A Dproc2.cpp44 if( ! ready.read() ) {
/gem5/src/systemc/tests/systemc/misc/synth/add_chain_FUNC/
H A Dadd_chain_tb.h55 sc_signal<bool> ready; member in struct:testbench
65 f_RESET_STIM ("RD1", TICK, ready, reset, addr);
66 f_DATA_GEN ("DG1", TICK, ready, data, addr);
67 f_add_chain ("AC1", TICK, reset, data, sum, ready);
68 f_DISPLAY ("D1", ready, data, sum);
/gem5/src/systemc/tests/systemc/misc/examples/datawidth_int_file/
H A Dmain.cpp58 sc_signal<bool> ready ("ready");
64 datawidth D1 ("D1", clk, in1, in2, ready, result);
66 stimgen T1 ("T1", clk, result, in1, in2, ready);
H A Dstimgen.cpp50 ready.write(0);
56 ready.write(1);
59 ready.write(0);
/gem5/src/systemc/tests/systemc/misc/unit/control/posedge/
H A Dtb.h44 sc_signal<bool> ready; local
53 st1 ("ST1", TICK, ready),
54 rd1 ("RD1", TICK, ready)
/gem5/src/systemc/tests/systemc/misc/unit/data/general/add_promote/
H A Dmain.cpp66 sc_signal<bool> ready ("ready");
72 datawidth D1 ("D1", clk, in1, in2, ready, result);
74 stimgen T1 ("T1", clk, result, in1, in2, ready);
/gem5/src/systemc/tests/systemc/misc/unit/data/general/datawidth_int/
H A Dmain.cpp58 sc_signal<bool> ready ("ready");
64 datawidth D1 ("D1", clk, in1, in2, ready, result);
66 stimgen T1 ("T1", clk, result, in1, in2, ready);
/gem5/src/systemc/tests/systemc/misc/unit/data/general/int_to_bits/
H A Dmain.cpp59 sc_signal<bool> ready ("ready");
65 datawidth D1 ("D1", clk, in1, in2, ready, result);
67 stimgen T1 ("T1", clk, result, in1, in2, ready);
/gem5/src/systemc/tests/systemc/misc/unit/data/general/promote_add/
H A Dmain.cpp65 sc_signal<bool> ready ("ready");
71 datawidth D1 ("D1", clk, in1, in2, ready, result);
73 stimgen T1 ("T1", clk, result, in1, in2, ready);
/gem5/src/systemc/tests/systemc/misc/synth/add_chain/
H A Dtb.h53 sc_signal<bool> ready; member in struct:testbench
66 rd1 ("RD1", TICK, ready, reset, addr),
67 dg1 ("DG1", TICK, ready, data, addr),
68 ac1 ("AC1", TICK, reset, data, sum, ready),
69 d1 ("D1", ready, data, sum)

Completed in 14 milliseconds

1234567891011