Searched hist:6402 (Results 1 - 1 of 1) sorted by relevance
/gem5/src/arch/riscv/isa/ | ||
H A D | decoder.isa | 12444:06e9f1927cc7 Mon Dec 04 22:54:00 EST 2017 Alec Roelke <ar4jc@virginia.edu> arch-riscv: Fix floating-point conversion bugs Using the fetestexcept function to check for specific types of floating point exceptions is unreliable for some kinds of floating-point-to-integer conversion operations. RISC-V code used to make use of them to check for some exceptional cases like overflow and underflow, which caused incorrect output when compiler optimization is turned on. This patch changes the use of fetestexcept to explicit checks for those exceptional cases. Change-Id: Id983906ea0664dc246e115a9e470d9ab7733bde1 Reviewed-on: https://gem5-review.googlesource.com/6402 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Alec Roelke <ar4jc@virginia.edu> |
Completed in 10 milliseconds