Searched defs:secure (Results 1 - 8 of 8) sorted by relevance
/gem5/src/mem/cache/prefetch/ |
H A D | associative_set.hh | 47 bool secure; member in class:TaggedEntry
|
H A D | indirect_memory.hh | 73 bool secure; member in struct:IndirectMemoryPrefetcher::PrefetchTableEntry
|
H A D | base.hh | 102 bool secure; member in class:BasePrefetcher::PrefetchInfo
|
/gem5/src/arch/arm/ |
H A D | miscregs.cc | 991 bool secure = !scr.ns; local 1027 bool secure = !scr.ns; local 1136 bool secure = ArmSystem::haveSecurity(tc) && !scr.ns; local 1180 bool secure = ArmSystem::haveSecurity(tc) && !scr.ns; local [all...] |
H A D | tlb.cc | 152 TLB::lookup(Addr va, uint16_t asn, uint8_t vmid, bool hyp, bool secure, argument [all...] |
H A D | table_walker.hh | 233 bool secure(bool have_security, WalkerState *currState) const function in class:ArmISA::TableWalker::L1Descriptor 283 bool secure(bool have_security, WalkerState *currState) const function in class:ArmISA::TableWalker::L2Descriptor [all...] |
H A D | isa.hh | 327 chain secure(bool v = true) const { function in class:ArmISA::ISA::MiscRegLUTEntryInitializer
|
H A D | table_walker.cc | 190 walk(const RequestPtr &_req, ThreadContext *_tc, uint16_t _asid, uint8_t _vmid, bool _isHyp, TLB::Mode _mode, TLB::Translation *_trans, bool _timing, bool _functional, bool secure, TLB::ArmTranslationType tranType, bool _stage2Req) argument
|
Completed in 16 milliseconds