Searched defs:GICC_CTLR (Results 1 - 2 of 2) sorted by relevance

/gem5/src/dev/arm/
H A Dgic_v2.hh95 GICC_CTLR = 0x00, // CPU control register enumerator in enum:GicV2::__anon123
H A Dgic_v3_cpu_interface.hh166 GICC_CTLR = 0x0000, enumerator in enum:Gicv3CPUInterface::__anon5

Completed in 4 milliseconds