Searched refs:memAttrs (Results 1 - 2 of 2) sorted by relevance
| /gem5/src/arch/arm/ |
| H A D | table_walker.hh | 915 void memAttrs(ThreadContext *tc, TlbEntry &te, SCTLR sctlr,
|
| H A D | table_walker.cc | 1024 TableWalker::memAttrs(ThreadContext *tc, TlbEntry &te, SCTLR sctlr, function in class:TableWalker
1029 DPRINTF(TLBVerbose, "memAttrs texcb:%d s:%d\n", texcb, s);
1107 DPRINTF(TLBVerbose, "memAttrs PRRR:%08x NMRR:%08x\n", prrr, nmrr);
1224 DPRINTF(TLBVerbose, "memAttrs: shareable: %d, innerAttrs: %d, "
2099 memAttrs(currState->tc, te, currState->sctlr, descriptor.texcb(),
|
Completed in 14 milliseconds