Searched refs:SH (Results 1 - 4 of 4) sorted by relevance
| /gem5/src/arch/sparc/ |
| H A D | faults.cc | 67 ("software_initiated_reset", 0x004, 130, {{SH, SH, H}});
96 ("privileged_opcode", 0x011, 700, {{P, SH, SH}});
144 ("instruction_invalid_tsb_entry", 0x02A, 210, {{H, H, SH}});
181 ("privileged_action", 0x037, 1110, {{H, H, SH}});
193 ("instruction_real_translation_miss", 0x03E, 208, {{H, H, SH}});
206 ("interrupt_level_n", 0x040, 0, {{P, P, SH}});
214 ("trap_level_zero", 0x05F, 202, {{H, H, SH}});
226 ("VA_watchpoint", 0x062, 1120, {{P, P, SH}});
[all...] |
| H A D | faults.hh | 57 SH = -1, enumerator in enum:SparcISA::SparcFaultBase::PrivilegeLevel
58 ShouldntHappen = SH
|
| /gem5/src/arch/x86/insts/ |
| H A D | static_inst.hh | 163 return reg.SH;
|
| /gem5/src/arch/x86/regs/ |
| H A D | int.hh | 58 SignedBitfield<15,8> SH; member in namespace:X86ISA
|
Completed in 9 milliseconds