Searched refs:MISCREG_USR_S_WR (Results 1 - 4 of 4) sorted by relevance

/gem5/src/arch/arm/kvm/
H A Darmv8_cpu.cc382 info[MISCREG_USR_NS_WR] || info[MISCREG_USR_S_WR] ||
/gem5/src/arch/arm/
H A Disa.hh207 info[MISCREG_USR_S_WR] = v;
H A Dmiscregs.hh964 MISCREG_USR_S_WR, enumerator in enum:ArmISA::MiscRegInfo
H A Dmiscregs.cc1033 canWrite = secure ? miscRegInfo[reg][MISCREG_USR_S_WR] :
1184 return secure ? miscRegInfo[reg][MISCREG_USR_S_WR] :

Completed in 28 milliseconds