Searched refs:MISCREG_MEDELEG (Results 1 - 2 of 2) sorted by relevance
| /gem5/src/arch/riscv/ | ||
| H A D | faults.cc | 75 bits(tc->readMiscReg(MISCREG_MEDELEG), _code) != 0) { |
| H A D | registers.hh | 215 MISCREG_MEDELEG, enumerator in enum:RiscvISA::MiscRegIndex 502 {CSR_MEDELEG, {"medeleg", MISCREG_MEDELEG}}, |
Completed in 6 milliseconds